{
  "creator": "Next Generation Place and Route (Version nextpnr-0.10-75-g3a3b273f)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/noCtrlSet": "0 ",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "default",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "tangnano9k_q16_lut.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "q16_lut_top.v:3.1-28.10"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 7715 ]
        },
        "result": {
          "direction": "output",
          "bits": [ 7822, 7818, 7766, 7842, 7830, 7826, 7814, 7770, 7726, 7721, 7810, 7806, 7802, 7798, 7794, 7790, 7786, 7782, 7778, 7774, 7762, 7758, 7754, 7750, 7746, 7742, 7738, 7734, 7730, 7846, 7838, 7834 ]
        },
        "op_select": {
          "direction": "input",
          "bits": [ 8283, 8281, 8279 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7712 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 7979, 7974, 8012, 8006, 8001, 7996, 7991, 7986, 7952, 7948, 7968, 7964, 7960, 7956, 8045, 8018 ]
        },
        "a": {
          "direction": "input",
          "bits": [ 7883, 7878, 7909, 7904, 7900, 7895, 7891, 7887, 7853, 7848, 7871, 7866, 7862, 7858, 7943, 7914 ]
        }
      },
      "cells": {
        "u_core.mul_full_MULT18X18_DOUT_aux$1": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/MULT9X902"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_aux$": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/PADD902"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_aux$3": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/MULT9X901"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_aux$2": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/PADD901"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_aux$1": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/MULT9X900"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_aux$": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/PADD900"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.op_s1_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X25Y15/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9962 ],
            "I3": [ 8256 ]
          }
        },
        "u_core.op_s1_DFFR_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X25Y15/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9960 ],
            "I3": [ 8261 ]
          }
        },
        "u_core.op_s1_DFFR_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X25Y16/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9958 ],
            "I3": [ 8264 ]
          }
        },
        "u_core.result_s1_DFFR_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y10/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9956 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y10/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9954 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y4/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9952 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_13_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X8Y1/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9950 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_14_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y1/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9948 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_15_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y1/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9946 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y26/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9944 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y26/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9942 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y25/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9940 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y26/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9938 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y25/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9936 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y12/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9934 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y12/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9932 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y11/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9930 ],
            "I3": [ 8691 ]
          }
        },
        "u_core.valid_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y26/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 9928 ],
            "I3": [ 9577 ]
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_aux$3": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/MULT9X903"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_aux$2": {
          "hide_name": 0,
          "type": "DUMMY_CELL",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/PADD903"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.recip_addr_LUT3_F_4_I2_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9597 ],
            "COUT": [ 9611 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9597 ],
            "COUT": [ 9610 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y17/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9597 ],
            "COUT": [ 9608 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9597 ],
            "COUT": [ 9607 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9597 ],
            "COUT": [ 9606 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9597 ],
            "COUT": [ 9604 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000010",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9597 ]
          }
        },
        "u_core.valid_s1_DFF_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8258 ],
            "F": [ 9579 ]
          }
        },
        "u_core.valid_s1_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9577 ],
            "D": [ 9579 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.valid_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/DFF5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7833 ],
            "D": [ 9928 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.rst_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y0/IOBA",
            "src": "q16_lut_top.v:5.24-5.27",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8258 ],
            "I": [ 7715 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8819 ],
            "I1": [ 8736 ],
            "I0": [ 8720 ],
            "F": [ 9572 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9571 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/MUX0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8716 ],
            "O": [ 9567 ],
            "I1": [ 9572 ],
            "I0": [ 9571 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9566 ],
            "I3": [ 9598 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 9569 ],
            "CIN": [ 8788 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9567 ],
            "I2": [ 9158 ],
            "I1": [ 9566 ],
            "I0": [ 8755 ],
            "F": [ 9562 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9562 ],
            "I0": [ 9195 ],
            "F": [ 8691 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 9289 ]
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9562 ],
            "I2": [ 8772 ],
            "I1": [ 9289 ],
            "I0": [ 7916 ],
            "F": [ 8689 ]
          }
        },
        "u_core.result_s1_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8681 ],
            "D": [ 9930 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8677 ],
            "D": [ 9932 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8673 ],
            "D": [ 9934 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8669 ],
            "D": [ 9936 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y26/DFF4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8665 ],
            "D": [ 9938 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/DFF3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8661 ],
            "D": [ 9940 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7981 ],
            "I0": [ 7885 ],
            "F": [ 9552 ]
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7981 ],
            "I0": [ 7885 ],
            "F": [ 9551 ]
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9552 ],
            "I1": [ 9457 ],
            "I0": [ 9551 ],
            "F": [ 9549 ]
          }
        },
        "u_core.result_s1_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8659 ],
            "D": [ 9549 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9494 ],
            "I2": [ 9496 ],
            "I1": [ 9492 ],
            "I0": [ 8919 ],
            "F": [ 9546 ]
          }
        },
        "u_core.result_s1_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8651 ],
            "D": [ 9546 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y26/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8653 ],
            "D": [ 9942 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9514 ],
            "I2": [ 9511 ],
            "I1": [ 9520 ],
            "I0": [ 9516 ],
            "F": [ 9542 ]
          }
        },
        "u_core.result_s1_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8647 ],
            "D": [ 9542 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 8008 ],
            "I0": [ 7906 ],
            "F": [ 9539 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9539 ],
            "I2": [ 9506 ],
            "I1": [ 9504 ],
            "I0": [ 8919 ],
            "F": [ 9399 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7962 ],
            "I2": [ 7958 ],
            "I1": [ 8047 ],
            "I0": [ 8020 ],
            "F": [ 9531 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8003 ],
            "I2": [ 7998 ],
            "I1": [ 7993 ],
            "I0": [ 7988 ],
            "F": [ 9535 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9535 ],
            "I2": [ 7981 ],
            "I1": [ 7976 ],
            "I0": [ 8014 ],
            "F": [ 9532 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7954 ],
            "I2": [ 7950 ],
            "I1": [ 7970 ],
            "I0": [ 7966 ],
            "F": [ 9530 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9532 ],
            "I2": [ 9531 ],
            "I1": [ 9530 ],
            "I0": [ 8008 ],
            "F": [ 8772 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8772 ],
            "I1": [ 9289 ],
            "I0": [ 7916 ],
            "F": [ 8703 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7916 ],
            "I0": [ 8020 ],
            "F": [ 8755 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/ALU0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9255 ],
            "I3": [ 9598 ],
            "I1": [ 7998 ],
            "I0": [ 7897 ],
            "COUT": [ 9270 ],
            "CIN": [ 9525 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9463 ],
            "I3": [ 9598 ],
            "I1": [ 8003 ],
            "I0": [ 7902 ],
            "COUT": [ 9525 ],
            "CIN": [ 9425 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9470 ],
            "I2": [ 9441 ],
            "I1": [ 9445 ],
            "I0": [ 8736 ],
            "F": [ 9512 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8772 ],
            "I2": [ 9410 ],
            "I1": [ 8755 ],
            "I0": [ 9409 ],
            "F": [ 9519 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9518 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/MUX0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8703 ],
            "O": [ 9520 ],
            "I1": [ 9519 ],
            "I0": [ 9518 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 8014 ],
            "I0": [ 7911 ],
            "F": [ 9516 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 8014 ],
            "I0": [ 7911 ],
            "F": [ 9514 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9512 ],
            "I1": [ 9509 ],
            "I0": [ 8919 ],
            "F": [ 9511 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9471 ],
            "I1": [ 7911 ],
            "I0": [ 7916 ],
            "F": [ 9509 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7911 ],
            "F": [ 9475 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9502 ],
            "I2": [ 8872 ],
            "I1": [ 9499 ],
            "I0": [ 8860 ],
            "F": [ 9506 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9499 ],
            "I1": [ 7906 ],
            "I0": [ 7916 ],
            "F": [ 9504 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9468 ],
            "I2": [ 9466 ],
            "I1": [ 9460 ],
            "I0": [ 8736 ],
            "F": [ 9502 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7906 ],
            "F": [ 9498 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/ALU4",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9499 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9498 ],
            "COUT": [ 9308 ],
            "CIN": [ 9474 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9490 ],
            "I2": [ 8703 ],
            "I1": [ 9488 ],
            "I0": [ 9486 ],
            "F": [ 9496 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7880 ],
            "I0": [ 7976 ],
            "F": [ 9494 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9479 ],
            "I1": [ 7880 ],
            "I0": [ 7916 ],
            "F": [ 9492 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9439 ],
            "I2": [ 9436 ],
            "I1": [ 9432 ],
            "I0": [ 8720 ],
            "F": [ 9490 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8772 ],
            "I2": [ 8755 ],
            "I1": [ 8179 ],
            "I0": [ 8176 ],
            "F": [ 9488 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9479 ],
            "I0": [ 8860 ],
            "F": [ 9486 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7880 ],
            "F": [ 9478 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7885 ],
            "F": [ 9481 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/ALU1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9482 ],
            "I3": [ 9597 ],
            "I1": [ 9481 ],
            "I0": [  ],
            "COUT": [ 9477 ],
            "CIN": [ 9604 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/ALU2",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9479 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9478 ],
            "COUT": [ 9473 ],
            "CIN": [ 9477 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/ALU3",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9471 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9475 ],
            "COUT": [ 9474 ],
            "CIN": [ 9473 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9471 ],
            "I0": [ 8860 ],
            "F": [ 9470 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 8008 ],
            "I0": [ 7906 ],
            "F": [ 9468 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9426 ],
            "I2": [ 9402 ],
            "I1": [ 8834 ],
            "I0": [ 8720 ],
            "F": [ 9466 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7902 ],
            "I0": [ 8003 ],
            "F": [ 9316 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9463 ],
            "I2": [ 9388 ],
            "I1": [ 8834 ],
            "I0": [ 8720 ],
            "F": [ 9315 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9314 ],
            "I3": [ 9597 ],
            "I1": [ 8003 ],
            "I0": [ 7902 ],
            "COUT": [ 9247 ],
            "CIN": [ 9459 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9460 ],
            "I3": [ 9597 ],
            "I1": [ 8008 ],
            "I0": [ 7906 ],
            "COUT": [ 9459 ],
            "CIN": [ 9444 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9453 ],
            "I2": [ 9455 ],
            "I1": [ 9195 ],
            "I0": [ 9451 ],
            "F": [ 9457 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 7885 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 9455 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8703 ],
            "I1": [ 8834 ],
            "I0": [ 8176 ],
            "F": [ 9453 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9449 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 9451 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9449 ],
            "I3": [ 9597 ],
            "I1": [ 7981 ],
            "I0": [ 7885 ],
            "COUT": [ 9447 ],
            "CIN": [ 9606 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9437 ],
            "I3": [ 9597 ],
            "I1": [ 7976 ],
            "I0": [ 7880 ],
            "COUT": [ 9443 ],
            "CIN": [ 9447 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9445 ],
            "I3": [ 9597 ],
            "I1": [ 8014 ],
            "I0": [ 7911 ],
            "COUT": [ 9444 ],
            "CIN": [ 9443 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9429 ],
            "I2": [ 8834 ],
            "I1": [ 8720 ],
            "I0": [ 9409 ],
            "F": [ 9441 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7880 ],
            "I0": [ 7976 ],
            "F": [ 9439 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9437 ],
            "I2": [ 8834 ],
            "I1": [ 8736 ],
            "I0": [ 8179 ],
            "F": [ 9436 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9434 ],
            "I3": [ 9598 ],
            "I1": [ 7981 ],
            "I0": [ 7885 ],
            "COUT": [ 9431 ],
            "CIN": [ 9607 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9432 ],
            "I3": [ 9598 ],
            "I1": [ 7976 ],
            "I0": [ 7880 ],
            "COUT": [ 9428 ],
            "CIN": [ 9431 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9429 ],
            "I3": [ 9598 ],
            "I1": [ 8014 ],
            "I0": [ 7911 ],
            "COUT": [ 9424 ],
            "CIN": [ 9428 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9426 ],
            "I3": [ 9598 ],
            "I1": [ 8008 ],
            "I0": [ 7906 ],
            "COUT": [ 9425 ],
            "CIN": [ 9424 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y17/ALU4",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9254 ],
            "I3": [ 9597 ],
            "I1": [ 8188 ],
            "I0": [ 9061 ],
            "COUT": [ 9241 ],
            "CIN": [ 9421 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y17/ALU3",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9388 ],
            "I3": [ 9597 ],
            "I1": [ 8186 ],
            "I0": [ 9059 ],
            "COUT": [ 9421 ],
            "CIN": [ 9419 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y17/ALU2",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9402 ],
            "I3": [ 9597 ],
            "I1": [ 8184 ],
            "I0": [ 9057 ],
            "COUT": [ 9419 ],
            "CIN": [ 9417 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y17/ALU1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9409 ],
            "I3": [ 9597 ],
            "I1": [ 8182 ],
            "I0": [ 9055 ],
            "COUT": [ 9417 ],
            "CIN": [ 9608 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9415 ],
            "I3": [ 9598 ],
            "I1": [ 8176 ],
            "I0": [  ],
            "COUT": [ 9412 ],
            "CIN": [ 9610 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9413 ],
            "I3": [ 9598 ],
            "I1": [ 8179 ],
            "I0": [  ],
            "COUT": [ 9407 ],
            "CIN": [ 9412 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9410 ],
            "I3": [ 9598 ],
            "I1": [ 9409 ],
            "I0": [  ],
            "COUT": [ 9405 ],
            "CIN": [ 9407 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9403 ],
            "I3": [ 9598 ],
            "I1": [ 9402 ],
            "I0": [  ],
            "COUT": [ 9391 ],
            "CIN": [ 9405 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9403 ],
            "I1": [ 9402 ],
            "I0": [ 8755 ],
            "F": [ 9398 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9399 ],
            "I2": [ 8703 ],
            "I1": [ 9398 ],
            "I0": [ 8772 ],
            "F": [ 9396 ]
          }
        },
        "u_core.result_s1_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8643 ],
            "D": [ 9396 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7902 ],
            "I0": [ 8003 ],
            "F": [ 9393 ]
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9393 ],
            "I2": [ 9320 ],
            "I1": [ 9318 ],
            "I0": [ 8919 ],
            "F": [ 9385 ]
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9389 ],
            "I3": [ 9598 ],
            "I1": [ 9388 ],
            "I0": [  ],
            "COUT": [ 9369 ],
            "CIN": [ 9391 ]
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9389 ],
            "I1": [ 9388 ],
            "I0": [ 8755 ],
            "F": [ 9384 ]
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9385 ],
            "I2": [ 8703 ],
            "I1": [ 9384 ],
            "I0": [ 8772 ],
            "F": [ 9382 ]
          }
        },
        "u_core.result_s1_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8639 ],
            "D": [ 9382 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8919 ],
            "F": [ 9378 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9306 ],
            "I2": [ 8919 ],
            "I1": [ 7897 ],
            "I0": [ 7916 ],
            "F": [ 9377 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/MUX0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8872 ],
            "O": [ 9371 ],
            "I1": [ 9378 ],
            "I0": [ 9377 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7998 ],
            "I0": [ 7897 ],
            "F": [ 9373 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9306 ],
            "I0": [ 8860 ],
            "F": [ 9372 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9373 ],
            "I2": [ 9257 ],
            "I1": [ 9372 ],
            "I0": [ 9371 ],
            "F": [ 9365 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9367 ],
            "I3": [ 9598 ],
            "I1": [ 9254 ],
            "I0": [  ],
            "COUT": [ 9224 ],
            "CIN": [ 9369 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9367 ],
            "I1": [ 9254 ],
            "I0": [ 8755 ],
            "F": [ 9364 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9365 ],
            "I2": [ 8703 ],
            "I1": [ 9364 ],
            "I0": [ 8772 ],
            "F": [ 9362 ]
          }
        },
        "u_core.result_s1_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8635 ],
            "D": [ 9362 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7993 ],
            "I0": [ 7893 ],
            "F": [ 9359 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9359 ],
            "I2": [ 9338 ],
            "I1": [ 9336 ],
            "I0": [ 8919 ],
            "F": [ 9218 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9265 ],
            "I2": [ 9262 ],
            "I1": [ 9260 ],
            "I0": [ 8736 ],
            "F": [ 9355 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7889 ],
            "I0": [ 7988 ],
            "F": [ 9213 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9291 ],
            "I2": [ 9355 ],
            "I1": [ 8703 ],
            "I0": [ 9293 ],
            "F": [ 9212 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9294 ],
            "I1": [ 7889 ],
            "I0": [ 7916 ],
            "F": [ 9211 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7889 ],
            "F": [ 9298 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9286 ],
            "I2": [ 9284 ],
            "I1": [ 9282 ],
            "I0": [ 8736 ],
            "F": [ 9347 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8772 ],
            "I1": [ 9289 ],
            "I0": [ 7916 ],
            "F": [ 9195 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9341 ],
            "I1": [ 7855 ],
            "I0": [ 7916 ],
            "F": [ 9346 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7855 ],
            "I0": [ 7954 ],
            "F": [ 9207 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9347 ],
            "I2": [ 9195 ],
            "I1": [ 9346 ],
            "I0": [ 8919 ],
            "F": [ 9206 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9158 ],
            "I2": [ 9234 ],
            "I1": [ 9233 ],
            "I0": [ 8755 ],
            "F": [ 9205 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9341 ],
            "I0": [ 8860 ],
            "F": [ 9204 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7855 ],
            "F": [ 9340 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/ALU3",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9341 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9340 ],
            "COUT": [ 9130 ],
            "CIN": [ 9297 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9334 ],
            "I2": [ 8872 ],
            "I1": [ 9302 ],
            "I0": [ 8860 ],
            "F": [ 9338 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9302 ],
            "I1": [ 7893 ],
            "I0": [ 7916 ],
            "F": [ 9336 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9275 ],
            "I2": [ 9273 ],
            "I1": [ 9271 ],
            "I0": [ 8720 ],
            "F": [ 9334 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7893 ],
            "F": [ 9301 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7864 ],
            "I2": [ 7860 ],
            "I1": [ 7945 ],
            "I0": [ 7916 ],
            "F": [ 9325 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7855 ],
            "I2": [ 7850 ],
            "I1": [ 7873 ],
            "I0": [ 7868 ],
            "F": [ 9324 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7902 ],
            "I2": [ 7897 ],
            "I1": [ 7893 ],
            "I0": [ 7889 ],
            "F": [ 9328 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9328 ],
            "I1": [ 7880 ],
            "I0": [ 7911 ],
            "F": [ 9326 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9326 ],
            "I2": [ 9325 ],
            "I1": [ 9324 ],
            "I0": [ 7906 ],
            "F": [ 8872 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 8919 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7897 ],
            "F": [ 9305 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9313 ],
            "I2": [ 8872 ],
            "I1": [ 9310 ],
            "I0": [ 8860 ],
            "F": [ 9320 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9310 ],
            "I1": [ 7902 ],
            "I0": [ 7916 ],
            "F": [ 9318 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9316 ],
            "I2": [ 9315 ],
            "I1": [ 9314 ],
            "I0": [ 8736 ],
            "F": [ 9313 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7902 ],
            "F": [ 9309 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/ALU5",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9310 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9309 ],
            "COUT": [ 9304 ],
            "CIN": [ 9308 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/ALU0",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9306 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9305 ],
            "COUT": [ 9300 ],
            "CIN": [ 9304 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/ALU1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9302 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9301 ],
            "COUT": [ 9296 ],
            "CIN": [ 9300 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/ALU2",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9294 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9298 ],
            "COUT": [ 9297 ],
            "CIN": [ 9296 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9294 ],
            "I0": [ 8860 ],
            "F": [ 9293 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8772 ],
            "I2": [ 9230 ],
            "I1": [ 9229 ],
            "I0": [ 8755 ],
            "F": [ 9291 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8772 ],
            "I0": [ 9289 ],
            "F": [ 9158 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7855 ],
            "I0": [ 7954 ],
            "F": [ 9286 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9277 ],
            "I2": [ 9233 ],
            "I1": [ 8834 ],
            "I0": [ 8720 ],
            "F": [ 9284 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9282 ],
            "I3": [ 9597 ],
            "I1": [ 7954 ],
            "I0": [ 7855 ],
            "COUT": [ 9280 ],
            "CIN": [ 9259 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9036 ],
            "I3": [ 9597 ],
            "I1": [ 7950 ],
            "I0": [ 7850 ],
            "COUT": [ 8964 ],
            "CIN": [ 9280 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y17/ALU2",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9035 ],
            "I3": [ 9597 ],
            "I1": [ 8196 ],
            "I0": [ 9069 ],
            "COUT": [ 8958 ],
            "CIN": [ 9237 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9277 ],
            "I3": [ 9598 ],
            "I1": [ 7954 ],
            "I0": [ 7855 ],
            "COUT": [ 9028 ],
            "CIN": [ 9268 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7993 ],
            "I0": [ 7893 ],
            "F": [ 9275 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9245 ],
            "I2": [ 9221 ],
            "I1": [ 8834 ],
            "I0": [ 8736 ],
            "F": [ 9273 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9271 ],
            "I3": [ 9598 ],
            "I1": [ 7993 ],
            "I0": [ 7893 ],
            "COUT": [ 9267 ],
            "CIN": [ 9270 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9263 ],
            "I3": [ 9598 ],
            "I1": [ 7988 ],
            "I0": [ 7889 ],
            "COUT": [ 9268 ],
            "CIN": [ 9267 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7889 ],
            "I0": [ 7988 ],
            "F": [ 9265 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9263 ],
            "I2": [ 9229 ],
            "I1": [ 8834 ],
            "I0": [ 8720 ],
            "F": [ 9262 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9260 ],
            "I3": [ 9597 ],
            "I1": [ 7988 ],
            "I0": [ 7889 ],
            "COUT": [ 9259 ],
            "CIN": [ 9244 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9250 ],
            "I2": [ 9252 ],
            "I1": [ 9248 ],
            "I0": [ 8736 ],
            "F": [ 9257 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9255 ],
            "I2": [ 9254 ],
            "I1": [ 8834 ],
            "I0": [ 8720 ],
            "F": [ 9252 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7998 ],
            "I0": [ 7897 ],
            "F": [ 9250 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/ALU0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9248 ],
            "I3": [ 9597 ],
            "I1": [ 7998 ],
            "I0": [ 7897 ],
            "COUT": [ 9243 ],
            "CIN": [ 9247 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9245 ],
            "I3": [ 9597 ],
            "I1": [ 7993 ],
            "I0": [ 7893 ],
            "COUT": [ 9244 ],
            "CIN": [ 9243 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y17/ALU5",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9221 ],
            "I3": [ 9597 ],
            "I1": [ 8190 ],
            "I0": [ 9063 ],
            "COUT": [ 9239 ],
            "CIN": [ 9241 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y17/ALU0",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9229 ],
            "I3": [ 9597 ],
            "I1": [ 8192 ],
            "I0": [ 9065 ],
            "COUT": [ 9236 ],
            "CIN": [ 9239 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y17/ALU1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9233 ],
            "I3": [ 9597 ],
            "I1": [ 8194 ],
            "I0": [ 9067 ],
            "COUT": [ 9237 ],
            "CIN": [ 9236 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9234 ],
            "I3": [ 9598 ],
            "I1": [ 9233 ],
            "I0": [  ],
            "COUT": [ 9122 ],
            "CIN": [ 9227 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9230 ],
            "I3": [ 9598 ],
            "I1": [ 9229 ],
            "I0": [  ],
            "COUT": [ 9227 ],
            "CIN": [ 9225 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9222 ],
            "I3": [ 9598 ],
            "I1": [ 9221 ],
            "I0": [  ],
            "COUT": [ 9225 ],
            "CIN": [ 9224 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9222 ],
            "I1": [ 9221 ],
            "I0": [ 8755 ],
            "F": [ 9217 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9218 ],
            "I2": [ 8703 ],
            "I1": [ 9217 ],
            "I0": [ 8772 ],
            "F": [ 9215 ]
          }
        },
        "u_core.result_s1_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8631 ],
            "D": [ 9215 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9213 ],
            "I2": [ 9212 ],
            "I1": [ 9211 ],
            "I0": [ 8919 ],
            "F": [ 9209 ]
          }
        },
        "u_core.result_s1_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8627 ],
            "D": [ 9209 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9207 ],
            "I2": [ 9206 ],
            "I1": [ 9205 ],
            "I0": [ 9204 ],
            "F": [ 9202 ]
          }
        },
        "u_core.result_s1_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8623 ],
            "D": [ 9202 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_22_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9152 ],
            "I2": [ 9149 ],
            "I1": [ 9147 ],
            "I0": [ 8919 ],
            "F": [ 9199 ]
          }
        },
        "u_core.result_s1_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8619 ],
            "D": [ 9199 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9144 ],
            "I2": [ 9140 ],
            "I1": [ 9142 ],
            "I0": [ 8919 ],
            "F": [ 9115 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9195 ],
            "I1": [ 9189 ],
            "I0": [ 8919 ],
            "F": [ 9109 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7868 ],
            "I0": [ 7966 ],
            "F": [ 9110 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8970 ],
            "I2": [ 8972 ],
            "I1": [ 8968 ],
            "I0": [ 8736 ],
            "F": [ 9191 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9161 ],
            "I1": [ 7868 ],
            "I0": [ 7916 ],
            "F": [ 9189 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7868 ],
            "F": [ 9164 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9183 ],
            "I2": [ 9181 ],
            "I1": [ 8703 ],
            "I0": [ 9179 ],
            "F": [ 9101 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7864 ],
            "I0": [ 7962 ],
            "F": [ 9102 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9168 ],
            "I1": [ 7864 ],
            "I0": [ 7916 ],
            "F": [ 9100 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8945 ],
            "I2": [ 8772 ],
            "I1": [ 8944 ],
            "I0": [ 8755 ],
            "F": [ 9183 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9049 ],
            "I2": [ 9047 ],
            "I1": [ 9045 ],
            "I0": [ 8720 ],
            "F": [ 9181 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9168 ],
            "I0": [ 8860 ],
            "F": [ 9179 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7864 ],
            "F": [ 9167 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9174 ],
            "I2": [ 8872 ],
            "I1": [ 9171 ],
            "I0": [ 8860 ],
            "F": [ 9094 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9171 ],
            "I1": [ 7860 ],
            "I0": [ 7916 ],
            "F": [ 9093 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8827 ],
            "I2": [ 8832 ],
            "I1": [ 8825 ],
            "I0": [ 8720 ],
            "F": [ 9174 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7860 ],
            "F": [ 9170 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/ALU2",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9171 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9170 ],
            "COUT": [ 8893 ],
            "CIN": [ 9166 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/ALU1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9168 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9167 ],
            "COUT": [ 9166 ],
            "CIN": [ 9163 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/ALU0",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9161 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9164 ],
            "COUT": [ 9163 ],
            "CIN": [ 9134 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9161 ],
            "I0": [ 8860 ],
            "F": [ 9107 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9158 ],
            "I2": [ 9155 ],
            "I1": [ 8956 ],
            "I0": [ 8755 ],
            "F": [ 9108 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9155 ],
            "I3": [ 9598 ],
            "I1": [ 8956 ],
            "I0": [  ],
            "COUT": [ 8942 ],
            "CIN": [ 9120 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9031 ],
            "I2": [ 9033 ],
            "I1": [ 9029 ],
            "I0": [ 8720 ],
            "F": [ 9150 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7850 ],
            "I0": [ 7950 ],
            "F": [ 9152 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9125 ],
            "I2": [ 9150 ],
            "I1": [ 8703 ],
            "I0": [ 9127 ],
            "F": [ 9149 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9128 ],
            "I1": [ 7850 ],
            "I0": [ 7916 ],
            "F": [ 9147 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7850 ],
            "F": [ 9132 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7873 ],
            "I0": [ 7970 ],
            "F": [ 9144 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8872 ],
            "I2": [ 9137 ],
            "I1": [ 7873 ],
            "I0": [ 7916 ],
            "F": [ 9142 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9042 ],
            "I2": [ 8872 ],
            "I1": [ 9137 ],
            "I0": [ 8860 ],
            "F": [ 9140 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7873 ],
            "F": [ 9135 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/ALU5",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9137 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9135 ],
            "COUT": [ 9134 ],
            "CIN": [ 9131 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/ALU4",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9128 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 9132 ],
            "COUT": [ 9131 ],
            "CIN": [ 9130 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8872 ],
            "I1": [ 9128 ],
            "I0": [ 8860 ],
            "F": [ 9127 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 8772 ],
            "I1": [ 9035 ],
            "I0": [ 8755 ],
            "F": [ 9125 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9123 ],
            "I3": [ 9598 ],
            "I1": [ 9035 ],
            "I0": [  ],
            "COUT": [ 9119 ],
            "CIN": [ 9122 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9117 ],
            "I3": [ 9598 ],
            "I1": [ 8962 ],
            "I0": [  ],
            "COUT": [ 9120 ],
            "CIN": [ 9119 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9117 ],
            "I1": [ 8962 ],
            "I0": [ 8755 ],
            "F": [ 9114 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9115 ],
            "I2": [ 9114 ],
            "I1": [ 8703 ],
            "I0": [ 8772 ],
            "F": [ 9112 ]
          }
        },
        "u_core.result_s1_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8615 ],
            "D": [ 9112 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9110 ],
            "I2": [ 9109 ],
            "I1": [ 9108 ],
            "I0": [ 9107 ],
            "F": [ 9105 ]
          }
        },
        "u_core.result_s1_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8607 ],
            "D": [ 9105 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y26/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8609 ],
            "D": [ 9944 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_19_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9102 ],
            "I2": [ 9101 ],
            "I1": [ 9100 ],
            "I0": [ 8919 ],
            "F": [ 9098 ]
          }
        },
        "u_core.result_s1_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8603 ],
            "D": [ 9098 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7860 ],
            "I0": [ 7958 ],
            "F": [ 9095 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9095 ],
            "I2": [ 9094 ],
            "I1": [ 9093 ],
            "I0": [ 8919 ],
            "F": [ 8936 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT": {
          "hide_name": 0,
          "type": "MULT18X18",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/MULT18X1800",
            "CLK": "00000000000000000000000000000000",
            "CE": "00000000000000000000000000000000",
            "RESET": "00000000000000000000000000000000",
            "NET_BSEL": "GND",
            "NET_ASEL": "GND",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:168.6-172.5|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:34.12-47.3",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "A0": "input",
            "SIB17": "input",
            "SIB16": "input",
            "SIB15": "input",
            "SIB14": "input",
            "SIB13": "input",
            "SIB12": "input",
            "SIB11": "input",
            "SIB10": "input",
            "SIB9": "input",
            "SIB8": "input",
            "SIB7": "input",
            "SIB6": "input",
            "SIB5": "input",
            "SIB4": "input",
            "SIB3": "input",
            "SIB2": "input",
            "SIB1": "input",
            "SIB0": "input",
            "SIA17": "input",
            "SIA16": "input",
            "SIA15": "input",
            "SIA14": "input",
            "SIA13": "input",
            "SIA12": "input",
            "SIA11": "input",
            "SIA10": "input",
            "SIA9": "input",
            "SIA8": "input",
            "SIA7": "input",
            "SIA6": "input",
            "SIA5": "input",
            "SIA4": "input",
            "SIA3": "input",
            "SIA2": "input",
            "SIA1": "input",
            "RESET": "input",
            "SIA0": "input",
            "DOUT35": "output",
            "DOUT34": "output",
            "DOUT33": "output",
            "DOUT32": "output",
            "DOUT31": "output",
            "DOUT30": "output",
            "DOUT29": "output",
            "DOUT28": "output",
            "DOUT27": "output",
            "DOUT26": "output",
            "DOUT25": "output",
            "DOUT24": "output",
            "DOUT23": "output",
            "DOUT22": "output",
            "DOUT21": "output",
            "DOUT20": "output",
            "DOUT19": "output",
            "DOUT18": "output",
            "DOUT17": "output",
            "DOUT16": "output",
            "DOUT15": "output",
            "DOUT14": "output",
            "DOUT13": "output",
            "DOUT12": "output",
            "DOUT11": "output",
            "DOUT10": "output",
            "DOUT9": "output",
            "DOUT8": "output",
            "DOUT7": "output",
            "DOUT6": "output",
            "DOUT5": "output",
            "DOUT4": "output",
            "DOUT3": "output",
            "DOUT2": "output",
            "DOUT1": "output",
            "CLK": "input",
            "CE": "input",
            "BSIGN": "input",
            "BSEL": "input",
            "DOUT0": "output",
            "B17": "input",
            "B16": "input",
            "B15": "input",
            "B14": "input",
            "B13": "input",
            "B12": "input",
            "B11": "input",
            "B10": "input",
            "B9": "input",
            "B8": "input",
            "B7": "input",
            "B6": "input",
            "B5": "input",
            "B4": "input",
            "B3": "input",
            "B2": "input",
            "B1": "input",
            "ASIGN": "input",
            "ASEL": "input",
            "B0": "input",
            "A17": "input",
            "A16": "input",
            "A15": "input",
            "A14": "input",
            "A13": "input",
            "A12": "input",
            "A11": "input",
            "A10": "input",
            "A9": "input",
            "A8": "input",
            "A7": "input",
            "A6": "input",
            "A5": "input",
            "A4": "input",
            "A3": "input",
            "A2": "input",
            "A1": "input"
          },
          "connections": {
            "A0": [ 8979 ],
            "SIB17": [  ],
            "SIB16": [  ],
            "SIB15": [  ],
            "SIB14": [  ],
            "SIB13": [  ],
            "SIB12": [  ],
            "SIB11": [  ],
            "SIB10": [  ],
            "SIB9": [  ],
            "SIB8": [  ],
            "SIB7": [  ],
            "SIB6": [  ],
            "SIB5": [  ],
            "SIB4": [  ],
            "SIB3": [  ],
            "SIB2": [  ],
            "SIB1": [  ],
            "SIB0": [  ],
            "SIA17": [  ],
            "SIA16": [  ],
            "SIA15": [  ],
            "SIA14": [  ],
            "SIA13": [  ],
            "SIA12": [  ],
            "SIA11": [  ],
            "SIA10": [  ],
            "SIA9": [  ],
            "SIA8": [  ],
            "SIA7": [  ],
            "SIA6": [  ],
            "SIA5": [  ],
            "SIA4": [  ],
            "SIA3": [  ],
            "SIA2": [  ],
            "SIA1": [  ],
            "RESET": [ 9598 ],
            "SIA0": [  ],
            "DOUT35": [ 9091 ],
            "DOUT34": [ 9090 ],
            "DOUT33": [ 9089 ],
            "DOUT32": [ 9088 ],
            "DOUT31": [ 9087 ],
            "DOUT30": [ 9086 ],
            "DOUT29": [ 9085 ],
            "DOUT28": [ 9084 ],
            "DOUT27": [ 9083 ],
            "DOUT26": [ 9082 ],
            "DOUT25": [ 9081 ],
            "DOUT24": [ 9080 ],
            "DOUT23": [ 9079 ],
            "DOUT22": [ 9078 ],
            "DOUT21": [ 9077 ],
            "DOUT20": [ 9076 ],
            "DOUT19": [ 9075 ],
            "DOUT18": [ 9074 ],
            "DOUT17": [ 9073 ],
            "DOUT16": [ 9072 ],
            "DOUT15": [ 9071 ],
            "DOUT14": [ 9070 ],
            "DOUT13": [ 8814 ],
            "DOUT12": [ 8808 ],
            "DOUT11": [ 9052 ],
            "DOUT10": [ 8950 ],
            "DOUT9": [ 8954 ],
            "DOUT8": [ 8960 ],
            "DOUT7": [ 9069 ],
            "DOUT6": [ 9067 ],
            "DOUT5": [ 9065 ],
            "DOUT4": [ 9063 ],
            "DOUT3": [ 9061 ],
            "DOUT2": [ 9059 ],
            "DOUT1": [ 9057 ],
            "CLK": [ 9598 ],
            "CE": [ 9598 ],
            "BSIGN": [ 9597 ],
            "BSEL": [ 9598 ],
            "DOUT0": [ 9055 ],
            "B17": [ 7916 ],
            "B16": [ 7916 ],
            "B15": [ 7916 ],
            "B14": [ 7945 ],
            "B13": [ 7860 ],
            "B12": [ 7864 ],
            "B11": [ 7868 ],
            "B10": [ 7873 ],
            "B9": [ 7850 ],
            "B8": [ 7855 ],
            "B7": [ 7889 ],
            "B6": [ 7893 ],
            "B5": [ 7897 ],
            "B4": [ 7902 ],
            "B3": [ 7906 ],
            "B2": [ 7911 ],
            "B1": [ 7880 ],
            "ASIGN": [ 9597 ],
            "ASEL": [ 9598 ],
            "B0": [ 7885 ],
            "A17": [ 8975 ],
            "A16": [ 8975 ],
            "A15": [ 8975 ],
            "A14": [ 8975 ],
            "A13": [ 8975 ],
            "A12": [ 8994 ],
            "A11": [ 8987 ],
            "A10": [ 9009 ],
            "A9": [ 8991 ],
            "A8": [ 8989 ],
            "A7": [ 9012 ],
            "A6": [ 9015 ],
            "A5": [ 8985 ],
            "A4": [ 8983 ],
            "A3": [ 8997 ],
            "A2": [ 9019 ],
            "A1": [ 9017 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y17/ALU0",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8849 ],
            "I3": [ 9597 ],
            "I1": [ 8204 ],
            "I0": [ 9052 ],
            "COUT": [ 8805 ],
            "CIN": [ 8948 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7864 ],
            "I0": [ 7962 ],
            "F": [ 9049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8803 ],
            "I2": [ 8944 ],
            "I1": [ 8834 ],
            "I0": [ 8736 ],
            "F": [ 9047 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9045 ],
            "I3": [ 9598 ],
            "I1": [ 7962 ],
            "I0": [ 7864 ],
            "COUT": [ 8824 ],
            "CIN": [ 9023 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y15/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 8860 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9038 ],
            "I2": [ 9040 ],
            "I1": [ 9026 ],
            "I0": [ 8720 ],
            "F": [ 9042 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8966 ],
            "I2": [ 8962 ],
            "I1": [ 8834 ],
            "I0": [ 8736 ],
            "F": [ 9040 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7873 ],
            "I0": [ 7970 ],
            "F": [ 9038 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9036 ],
            "I2": [ 9035 ],
            "I1": [ 8834 ],
            "I0": [ 8736 ],
            "F": [ 9033 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7850 ],
            "I0": [ 7950 ],
            "F": [ 9031 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9029 ],
            "I3": [ 9598 ],
            "I1": [ 7950 ],
            "I0": [ 7850 ],
            "COUT": [ 9025 ],
            "CIN": [ 9028 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 9026 ],
            "I3": [ 9598 ],
            "I1": [ 7970 ],
            "I0": [ 7873 ],
            "COUT": [ 9022 ],
            "CIN": [ 9025 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/ALU0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8973 ],
            "I3": [ 9598 ],
            "I1": [ 7966 ],
            "I0": [ 7868 ],
            "COUT": [ 9023 ],
            "CIN": [ 9022 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_9": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8014 ],
            "I0": [ 8404 ],
            "F": [ 8093 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_8": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8457 ],
            "I0": [ 8020 ],
            "F": [ 9019 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y16/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8454 ],
            "I0": [ 8020 ],
            "F": [ 9017 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8469 ],
            "I0": [ 8020 ],
            "F": [ 9015 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 7976 ],
            "I0": [ 8402 ],
            "F": [ 8091 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8472 ],
            "I0": [ 8020 ],
            "F": [ 9012 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_30": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8448 ],
            "I0": [ 8020 ],
            "F": [ 8123 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y14/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8481 ],
            "I0": [ 8020 ],
            "F": [ 9009 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_29": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8445 ],
            "I0": [ 8020 ],
            "F": [ 8121 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_28": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8442 ],
            "I0": [ 8020 ],
            "F": [ 8119 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_27": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8439 ],
            "I0": [ 8047 ],
            "F": [ 8117 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_26": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y15/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 7981 ],
            "I0": [ 8400 ],
            "F": [ 8089 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_25": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 7958 ],
            "I0": [ 8436 ],
            "F": [ 8115 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_24": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y10/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 7962 ],
            "I0": [ 8433 ],
            "F": [ 8113 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_23": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8430 ],
            "I0": [ 7966 ],
            "F": [ 8111 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_22": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8427 ],
            "I0": [ 7970 ],
            "F": [ 8109 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_21": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8424 ],
            "I0": [ 7950 ],
            "F": [ 8107 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_20": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y10/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 7954 ],
            "I0": [ 8421 ],
            "F": [ 8105 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8460 ],
            "I0": [ 8020 ],
            "F": [ 8997 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_19": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8418 ],
            "I0": [ 7988 ],
            "F": [ 8103 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_18": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y16/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8487 ],
            "I0": [ 8020 ],
            "F": [ 8994 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_17": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 7998 ],
            "I0": [ 8412 ],
            "F": [ 8099 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_16": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8478 ],
            "I0": [ 8020 ],
            "F": [ 8991 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_15": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y10/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8475 ],
            "I0": [ 8020 ],
            "F": [ 8989 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_14": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y15/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8484 ],
            "I0": [ 8020 ],
            "F": [ 8987 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_13": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y15/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8466 ],
            "I0": [ 8020 ],
            "F": [ 8985 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_12": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8463 ],
            "I0": [ 8020 ],
            "F": [ 8983 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_11": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8406 ],
            "I0": [ 8008 ],
            "F": [ 8095 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_10": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8409 ],
            "I0": [ 8003 ],
            "F": [ 8097 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 8451 ],
            "I0": [ 8020 ],
            "F": [ 8979 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y11/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8834 ],
            "I1": [ 7993 ],
            "I0": [ 8415 ],
            "F": [ 8101 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y16/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 8834 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y16/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8834 ],
            "I0": [ 8020 ],
            "F": [ 8975 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8973 ],
            "I2": [ 8956 ],
            "I1": [ 8834 ],
            "I0": [ 8720 ],
            "F": [ 8972 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7868 ],
            "I0": [ 7966 ],
            "F": [ 8970 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/ALU0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8968 ],
            "I3": [ 9597 ],
            "I1": [ 7966 ],
            "I0": [ 7868 ],
            "COUT": [ 8802 ],
            "CIN": [ 8965 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8966 ],
            "I3": [ 9597 ],
            "I1": [ 7970 ],
            "I0": [ 7873 ],
            "COUT": [ 8965 ],
            "CIN": [ 8964 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y17/ALU3",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8962 ],
            "I3": [ 9597 ],
            "I1": [ 8198 ],
            "I0": [ 8960 ],
            "COUT": [ 8952 ],
            "CIN": [ 8958 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y17/ALU4",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8956 ],
            "I3": [ 9597 ],
            "I1": [ 8200 ],
            "I0": [ 8954 ],
            "COUT": [ 8947 ],
            "CIN": [ 8952 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y17/ALU5",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8944 ],
            "I3": [ 9597 ],
            "I1": [ 8202 ],
            "I0": [ 8950 ],
            "COUT": [ 8948 ],
            "CIN": [ 8947 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8945 ],
            "I3": [ 9598 ],
            "I1": [ 8944 ],
            "I0": [  ],
            "COUT": [ 8940 ],
            "CIN": [ 8942 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8938 ],
            "I3": [ 9598 ],
            "I1": [ 8849 ],
            "I0": [  ],
            "COUT": [ 8916 ],
            "CIN": [ 8940 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8938 ],
            "I1": [ 8849 ],
            "I0": [ 8755 ],
            "F": [ 8935 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8936 ],
            "I2": [ 8935 ],
            "I1": [ 8703 ],
            "I0": [ 8772 ],
            "F": [ 8933 ]
          }
        },
        "u_core.result_s1_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8599 ],
            "D": [ 8933 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8901 ],
            "I2": [ 8903 ],
            "I1": [ 8899 ],
            "I0": [ 8919 ],
            "F": [ 8912 ]
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8914 ],
            "I3": [ 9598 ],
            "I1": [ 8810 ],
            "I0": [  ],
            "COUT": [ 8787 ],
            "CIN": [ 8916 ]
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8914 ],
            "I1": [ 8810 ],
            "I0": [ 8755 ],
            "F": [ 8911 ]
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8912 ],
            "I2": [ 8911 ],
            "I1": [ 8703 ],
            "I0": [ 8772 ],
            "F": [ 8909 ]
          }
        },
        "u_core.result_s1_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8595 ],
            "D": [ 8909 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8816 ],
            "I1": [ 8770 ],
            "I0": [ 8834 ],
            "F": [ 8887 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7916 ],
            "F": [ 8891 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8853 ],
            "I2": [ 8851 ],
            "I1": [ 8822 ],
            "I0": [ 8720 ],
            "F": [ 8904 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8904 ],
            "I2": [ 8872 ],
            "I1": [ 8896 ],
            "I0": [ 8860 ],
            "F": [ 8903 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8287 ],
            "I1": [ 7945 ],
            "I0": [ 8047 ],
            "F": [ 8901 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8896 ],
            "I1": [ 7945 ],
            "I0": [ 7916 ],
            "F": [ 8899 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7945 ],
            "F": [ 8894 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/ALU3",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8896 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 8894 ],
            "COUT": [ 8889 ],
            "CIN": [ 8893 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/ALU4",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8870 ],
            "I3": [ 9597 ],
            "I1": [  ],
            "I0": [ 8891 ],
            "COUT": [ 8890 ],
            "CIN": [ 8889 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8887 ],
            "I2": [ 8872 ],
            "I1": [ 8870 ],
            "I0": [ 8860 ],
            "F": [ 8716 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 8720 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 8736 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8829 ],
            "I3": [ 9598 ],
            "I1": [ 8020 ],
            "I0": [ 7916 ],
            "COUT": [ 8855 ],
            "CIN": [ 8791 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7945 ],
            "I0": [ 8047 ],
            "F": [ 8853 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8797 ],
            "I2": [ 8810 ],
            "I1": [ 8834 ],
            "I0": [ 8736 ],
            "F": [ 8851 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8800 ],
            "I2": [ 8849 ],
            "I1": [ 8834 ],
            "I0": [ 8736 ],
            "F": [ 8832 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8829 ],
            "I2": [ 8285 ],
            "I1": [ 7860 ],
            "I0": [ 7958 ],
            "F": [ 8827 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8825 ],
            "I3": [ 9598 ],
            "I1": [ 7958 ],
            "I0": [ 7860 ],
            "COUT": [ 8821 ],
            "CIN": [ 8824 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8822 ],
            "I3": [ 9598 ],
            "I1": [ 8047 ],
            "I0": [ 7945 ],
            "COUT": [ 8790 ],
            "CIN": [ 8821 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8819 ],
            "I3": [ 9597 ],
            "I1": [ 8020 ],
            "I0": [ 7916 ],
            "COUT": [ 8818 ],
            "CIN": [ 8794 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011100011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8287 ],
            "I2": [ 8285 ],
            "I1": [ 7916 ],
            "I0": [ 8020 ],
            "F": [ 8816 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y17/ALU2",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8770 ],
            "I3": [ 9597 ],
            "I1": [ 8208 ],
            "I0": [ 8814 ],
            "COUT": [ 8812 ],
            "CIN": [ 8806 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y17/ALU1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8810 ],
            "I3": [ 9597 ],
            "I1": [ 8206 ],
            "I0": [ 8808 ],
            "COUT": [ 8806 ],
            "CIN": [ 8805 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8803 ],
            "I3": [ 9597 ],
            "I1": [ 7962 ],
            "I0": [ 7864 ],
            "COUT": [ 8799 ],
            "CIN": [ 8802 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8800 ],
            "I3": [ 9597 ],
            "I1": [ 7958 ],
            "I0": [ 7860 ],
            "COUT": [ 8796 ],
            "CIN": [ 8799 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8797 ],
            "I3": [ 9597 ],
            "I1": [ 8047 ],
            "I0": [ 7945 ],
            "COUT": [ 8793 ],
            "CIN": [ 8796 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8751 ],
            "I3": [ 9597 ],
            "I1": [ 8020 ],
            "I0": [ 7916 ],
            "COUT": [ 8794 ],
            "CIN": [ 8793 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8752 ],
            "I3": [ 9598 ],
            "I1": [ 8020 ],
            "I0": [ 7916 ],
            "COUT": [ 8791 ],
            "CIN": [ 8790 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8785 ],
            "I3": [ 9598 ],
            "I1": [ 8770 ],
            "I0": [  ],
            "COUT": [ 8788 ],
            "CIN": [ 8787 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8785 ],
            "I2": [ 8772 ],
            "I1": [ 8770 ],
            "I0": [ 8755 ],
            "F": [ 8717 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8752 ],
            "I2": [ 8751 ],
            "I1": [ 8736 ],
            "I0": [ 8720 ],
            "F": [ 8701 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8717 ],
            "I2": [ 8716 ],
            "I1": [ 8703 ],
            "I0": [ 8701 ],
            "F": [ 8699 ]
          }
        },
        "u_core.result_s1_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8591 ],
            "D": [ 8699 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/DFF3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8587 ],
            "D": [ 9946 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8583 ],
            "D": [ 9948 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/DFF3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8578 ],
            "D": [ 9950 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/DFF3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8574 ],
            "D": [ 9952 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8570 ],
            "D": [ 9954 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8685 ],
            "D": [ 9956 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8687 ],
            "D": [ 8691 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_s1_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8276 ],
            "D": [ 8689 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8687 ],
            "I0": [ 8276 ],
            "F": [ 8564 ]
          }
        },
        "u_core.result_DFFR_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8685 ],
            "I0": [ 8276 ],
            "F": [ 8683 ]
          }
        },
        "u_core.result_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7757 ],
            "D": [ 8683 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8681 ],
            "I0": [ 8276 ],
            "F": [ 8679 ]
          }
        },
        "u_core.result_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7753 ],
            "D": [ 8679 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8677 ],
            "I0": [ 8276 ],
            "F": [ 8675 ]
          }
        },
        "u_core.result_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7749 ],
            "D": [ 8675 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8673 ],
            "I0": [ 8276 ],
            "F": [ 8671 ]
          }
        },
        "u_core.result_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7745 ],
            "D": [ 8671 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8669 ],
            "I0": [ 8276 ],
            "F": [ 8667 ]
          }
        },
        "u_core.result_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7741 ],
            "D": [ 8667 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y26/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8665 ],
            "I0": [ 8276 ],
            "F": [ 8663 ]
          }
        },
        "u_core.result_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y26/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7737 ],
            "D": [ 8663 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8661 ],
            "I0": [ 8276 ],
            "F": [ 8655 ]
          }
        },
        "u_core.result_DFFR_Q_30_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8659 ],
            "I0": [ 8276 ],
            "F": [ 8657 ]
          }
        },
        "u_core.result_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7821 ],
            "D": [ 8657 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7733 ],
            "D": [ 8655 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y26/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8653 ],
            "I0": [ 8276 ],
            "F": [ 8611 ]
          }
        },
        "u_core.result_DFFR_Q_29_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8651 ],
            "I0": [ 8276 ],
            "F": [ 8649 ]
          }
        },
        "u_core.result_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7817 ],
            "D": [ 8649 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_28_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8647 ],
            "I0": [ 8276 ],
            "F": [ 8645 ]
          }
        },
        "u_core.result_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7765 ],
            "D": [ 8645 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_27_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8643 ],
            "I0": [ 8276 ],
            "F": [ 8641 ]
          }
        },
        "u_core.result_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7841 ],
            "D": [ 8641 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_26_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8639 ],
            "I0": [ 8276 ],
            "F": [ 8637 ]
          }
        },
        "u_core.result_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7829 ],
            "D": [ 8637 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8635 ],
            "I0": [ 8276 ],
            "F": [ 8633 ]
          }
        },
        "u_core.result_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7825 ],
            "D": [ 8633 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8631 ],
            "I0": [ 8276 ],
            "F": [ 8629 ]
          }
        },
        "u_core.result_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7813 ],
            "D": [ 8629 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_23_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8627 ],
            "I0": [ 8276 ],
            "F": [ 8625 ]
          }
        },
        "u_core.result_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7769 ],
            "D": [ 8625 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8623 ],
            "I0": [ 8276 ],
            "F": [ 8621 ]
          }
        },
        "u_core.result_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7725 ],
            "D": [ 8621 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8619 ],
            "I0": [ 8276 ],
            "F": [ 8617 ]
          }
        },
        "u_core.result_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7720 ],
            "D": [ 8617 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8615 ],
            "I0": [ 8276 ],
            "F": [ 8613 ]
          }
        },
        "u_core.result_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7809 ],
            "D": [ 8613 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y26/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7729 ],
            "D": [ 8611 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y26/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8609 ],
            "I0": [ 8276 ],
            "F": [ 8566 ]
          }
        },
        "u_core.result_DFFR_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8607 ],
            "I0": [ 8276 ],
            "F": [ 8605 ]
          }
        },
        "u_core.result_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7805 ],
            "D": [ 8605 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8603 ],
            "I0": [ 8276 ],
            "F": [ 8601 ]
          }
        },
        "u_core.result_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7801 ],
            "D": [ 8601 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8599 ],
            "I0": [ 8276 ],
            "F": [ 8597 ]
          }
        },
        "u_core.result_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7797 ],
            "D": [ 8597 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8595 ],
            "I0": [ 8276 ],
            "F": [ 8593 ]
          }
        },
        "u_core.result_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7793 ],
            "D": [ 8593 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8591 ],
            "I0": [ 8276 ],
            "F": [ 8589 ]
          }
        },
        "u_core.result_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7789 ],
            "D": [ 8589 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8587 ],
            "I0": [ 8276 ],
            "F": [ 8585 ]
          }
        },
        "u_core.result_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7785 ],
            "D": [ 8585 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8583 ],
            "I0": [ 8276 ],
            "F": [ 8580 ]
          }
        },
        "u_core.result_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7781 ],
            "D": [ 8580 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8578 ],
            "I0": [ 8276 ],
            "F": [ 8576 ]
          }
        },
        "u_core.result_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7777 ],
            "D": [ 8576 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8574 ],
            "I0": [ 8276 ],
            "F": [ 8572 ]
          }
        },
        "u_core.result_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7773 ],
            "D": [ 8572 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8272 ],
            "I1": [ 8570 ],
            "I0": [ 8276 ],
            "F": [ 8568 ]
          }
        },
        "u_core.result_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7761 ],
            "D": [ 8568 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y26/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7845 ],
            "D": [ 8566 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.result_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/DFF0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:146.5-167.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 7837 ],
            "D": [ 8564 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.recip_lut.0.0": {
          "hide_name": 0,
          "type": "SP",
          "parameters": {
            "WRITE_MODE": "00000000000000000000000000000010",
            "RESET_MODE": "SYNC",
            "READ_MODE": "0",
            "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1F": "000000000000000000000000000100000001000000000000000000000000000100000010000000000000000000000000000100000011000000000000000000000000000100000100000000000000000000000000000100000101000000000000000000000000000100000110000000000000000000000000000100000111000000000000000000000000000100001000",
            "INIT_RAM_1E": "000000000000000000000000000100001001000000000000000000000000000100001010000000000000000000000000000100001011000000000000000000000000000100001100000000000000000000000000000100001101000000000000000000000000000100001110000000000000000000000000000100001111000000000000000000000000000100010001",
            "INIT_RAM_1D": "000000000000000000000000000100010010000000000000000000000000000100010011000000000000000000000000000100010100000000000000000000000000000100010101000000000000000000000000000100010110000000000000000000000000000100011000000000000000000000000000000100011001000000000000000000000000000100011010",
            "INIT_RAM_1C": "000000000000000000000000000100011011000000000000000000000000000100011100000000000000000000000000000100011110000000000000000000000000000100011111000000000000000000000000000100100000000000000000000000000000000100100001000000000000000000000000000100100011000000000000000000000000000100100100",
            "INIT_RAM_1B": "000000000000000000000000000100100101000000000000000000000000000100100111000000000000000000000000000100101000000000000000000000000000000100101001000000000000000000000000000100101011000000000000000000000000000100101100000000000000000000000000000100101110000000000000000000000000000100101111",
            "INIT_RAM_1A": "000000000000000000000000000100110000000000000000000000000000000100110010000000000000000000000000000100110011000000000000000000000000000100110101000000000000000000000000000100110110000000000000000000000000000100111000000000000000000000000000000100111001000000000000000000000000000100111011",
            "INIT_RAM_19": "000000000000000000000000000100111100000000000000000000000000000100111110000000000000000000000000000100111111000000000000000000000000000101000001000000000000000000000000000101000010000000000000000000000000000101000100000000000000000000000000000101000110000000000000000000000000000101000111",
            "INIT_RAM_18": "000000000000000000000000000101001001000000000000000000000000000101001010000000000000000000000000000101001100000000000000000000000000000101001110000000000000000000000000000101010000000000000000000000000000000101010001000000000000000000000000000101010011000000000000000000000000000101010101",
            "INIT_RAM_17": "000000000000000000000000000101010111000000000000000000000000000101011000000000000000000000000000000101011010000000000000000000000000000101011100000000000000000000000000000101011110000000000000000000000000000101100000000000000000000000000000000101100010000000000000000000000000000101100100",
            "INIT_RAM_16": "000000000000000000000000000101100110000000000000000000000000000101101000000000000000000000000000000101101010000000000000000000000000000101101100000000000000000000000000000101101110000000000000000000000000000101110000000000000000000000000000000101110010000000000000000000000000000101110100",
            "INIT_RAM_15": "000000000000000000000000000101110110000000000000000000000000000101111000000000000000000000000000000101111010000000000000000000000000000101111101000000000000000000000000000101111111000000000000000000000000000110000001000000000000000000000000000110000011000000000000000000000000000110000110",
            "INIT_RAM_14": "000000000000000000000000000110001000000000000000000000000000000110001010000000000000000000000000000110001101000000000000000000000000000110001111000000000000000000000000000110010010000000000000000000000000000110010100000000000000000000000000000110010111000000000000000000000000000110011001",
            "INIT_RAM_13": "000000000000000000000000000110011100000000000000000000000000000110011110000000000000000000000000000110100001000000000000000000000000000110100100000000000000000000000000000110100110000000000000000000000000000110101001000000000000000000000000000110101100000000000000000000000000000110101111",
            "INIT_RAM_12": "000000000000000000000000000110110010000000000000000000000000000110110100000000000000000000000000000110110111000000000000000000000000000110111010000000000000000000000000000110111101000000000000000000000000000111000000000000000000000000000000000111000011000000000000000000000000000111000111",
            "INIT_RAM_11": "000000000000000000000000000111001010000000000000000000000000000111001101000000000000000000000000000111010000000000000000000000000000000111010100000000000000000000000000000111010111000000000000000000000000000111011010000000000000000000000000000111011110000000000000000000000000000111100001",
            "INIT_RAM_10": "000000000000000000000000000111100101000000000000000000000000000111101001000000000000000000000000000111101100000000000000000000000000000111110000000000000000000000000000000111110100000000000000000000000000000111111000000000000000000000000000000111111100000000000000000000000000001000000000",
            "INIT_RAM_0F": "000000000000000000000000001000000100000000000000000000000000001000001000000000000000000000000000001000001100000000000000000000000000001000010000000000000000000000000000001000010100000000000000000000000000001000011001000000000000000000000000001000011101000000000000000000000000001000100010",
            "INIT_RAM_0E": "000000000000000000000000001000100110000000000000000000000000001000101011000000000000000000000000001000110000000000000000000000000000001000110100000000000000000000000000001000111001000000000000000000000000001000111110000000000000000000000000001001000011000000000000000000000000001001001001",
            "INIT_RAM_0D": "000000000000000000000000001001001110000000000000000000000000001001010011000000000000000000000000001001011001000000000000000000000000001001011110000000000000000000000000001001100100000000000000000000000000001001101010000000000000000000000000001001110000000000000000000000000000001001110110",
            "INIT_RAM_0C": "000000000000000000000000001001111100000000000000000000000000001010000010000000000000000000000000001010001000000000000000000000000000001010001111000000000000000000000000001010010101000000000000000000000000001010011100000000000000000000000000001010100011000000000000000000000000001010101010",
            "INIT_RAM_0B": "000000000000000000000000001010110001000000000000000000000000001010111001000000000000000000000000001011000000000000000000000000000000001011001000000000000000000000000000001011010000000000000000000000000000001011011000000000000000000000000000001011100000000000000000000000000000001011101000",
            "INIT_RAM_0A": "000000000000000000000000001011110001000000000000000000000000001011111010000000000000000000000000001100000011000000000000000000000000001100001100000000000000000000000000001100010101000000000000000000000000001100011111000000000000000000000000001100101001000000000000000000000000001100110011",
            "INIT_RAM_09": "000000000000000000000000001100111101000000000000000000000000001101001000000000000000000000000000001101010011000000000000000000000000001101011110000000000000000000000000001101101001000000000000000000000000001101110101000000000000000000000000001110000001000000000000000000000000001110001110",
            "INIT_RAM_08": "000000000000000000000000001110011011000000000000000000000000001110101000000000000000000000000000001110110101000000000000000000000000001111000011000000000000000000000000001111010010000000000000000000000000001111100000000000000000000000000000001111110000000000000000000000000000010000000000",
            "INIT_RAM_07": "000000000000000000000000010000010000000000000000000000000000010000100001000000000000000000000000010000110010000000000000000000000000010001000100000000000000000000000000010001010110000000000000000000000000010001101001000000000000000000000000010001111101000000000000000000000000010010010010",
            "INIT_RAM_06": "000000000000000000000000010010100111000000000000000000000000010010111101000000000000000000000000010011010100000000000000000000000000010011101100000000000000000000000000010100000101000000000000000000000000010100011110000000000000000000000000010100111001000000000000000000000000010101010101",
            "INIT_RAM_05": "000000000000000000000000010101110010000000000000000000000000010110010000000000000000000000000000010110110000000000000000000000000000010111010001000000000000000000000000010111110100000000000000000000000000011000011000000000000000000000000000011000111110000000000000000000000000011001100110",
            "INIT_RAM_04": "000000000000000000000000011010010000000000000000000000000000011010111100000000000000000000000000011011101011000000000000000000000000011100011100000000000000000000000000011101010000000000000000000000000000011110000111000000000000000000000000011111000001000000000000000000000000100000000000",
            "INIT_RAM_03": "000000000000000000000000100001000010000000000000000000000000100010001000000000000000000000000000100011010011000000000000000000000000100100100100000000000000000000000000100101111011000000000000000000000000100111011000000000000000000000000000101000111101000000000000000000000000101010101010",
            "INIT_RAM_02": "000000000000000000000000101100100001000000000000000000000000101110100010000000000000000000000000110000110000000000000000000000000000110011001100000000000000000000000000110101111001000000000000000000000000111000111000000000000000000000000000111100001111000000000000000000000001000000000000",
            "INIT_RAM_01": "000000000000000000000001000100010001000000000000000000000001001001001001000000000000000000000001001110110001000000000000000000000001010101010101000000000000000000000001011101000101000000000000000000000001100110011001000000000000000000000001110001110001000000000000000000000010000000000000",
            "INIT_RAM_00": "000000000000000000000010010010010010000000000000000000000010101010101010000000000000000000000011001100110011000000000000000000000100000000000000000000000000000000000101010101010101000000000000000000001000000000000000000000000000000000010000000000000000000001111111111111111111111111111111",
            "BLK_SEL": "000",
            "BIT_WIDTH": "00000000000000000000000000100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y9/BSRAM",
            "BSRAM_SUBTYPE": "X9",
            "src": "/usr/bin/../share/yosys/gowin/brams_map.v:152.4-162.3",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "DO35": "output",
            "RESETB": "input",
            "CEB": "input",
            "OCEB": "input",
            "CLKB": "input",
            "ADB13": "input",
            "AD13": "input",
            "AD12": "input",
            "AD11": "input",
            "AD10": "input",
            "AD9": "input",
            "AD8": "input",
            "AD7": "input",
            "AD6": "input",
            "AD5": "input",
            "AD4": "input",
            "ADB1": "input",
            "AD3": "input",
            "ADB0": "input",
            "AD2": "input",
            "BLKSEL2": "input",
            "BLKSEL1": "input",
            "BLKSEL0": "input",
            "RESET": "input",
            "OCE": "input",
            "DO34": "output",
            "DO33": "output",
            "DO32": "output",
            "DO31": "output",
            "DO30": "output",
            "DO29": "output",
            "DO28": "output",
            "DO27": "output",
            "DO26": "output",
            "DO25": "output",
            "DO24": "output",
            "DO23": "output",
            "DO22": "output",
            "DO21": "output",
            "DO20": "output",
            "DO19": "output",
            "DO18": "output",
            "DO17": "output",
            "DO16": "output",
            "DO15": "output",
            "DO14": "output",
            "DO13": "output",
            "DO12": "output",
            "DO11": "output",
            "DO10": "output",
            "DO9": "output",
            "DO8": "output",
            "DO7": "output",
            "DO6": "output",
            "DO5": "output",
            "DO4": "output",
            "DO3": "output",
            "DO2": "output",
            "DO1": "output",
            "DO0": "output",
            "DI35": "input",
            "DI34": "input",
            "DI33": "input",
            "DI32": "input",
            "DI31": "input",
            "DI30": "input",
            "DI29": "input",
            "DI28": "input",
            "DI27": "input",
            "DI26": "input",
            "DI25": "input",
            "DI24": "input",
            "DI23": "input",
            "DI22": "input",
            "DI21": "input",
            "DI20": "input",
            "DI19": "input",
            "DI18": "input",
            "DI17": "input",
            "DI16": "input",
            "DI15": "input",
            "DI14": "input",
            "DI13": "input",
            "DI12": "input",
            "DI11": "input",
            "DI10": "input",
            "DI9": "input",
            "DI8": "input",
            "DI7": "input",
            "DI6": "input",
            "DI5": "input",
            "DI4": "input",
            "DI3": "input",
            "DI2": "input",
            "DI1": "input",
            "DI0": "input",
            "WREB": "input",
            "CLK": "input",
            "CE": "input",
            "BLKSELB1": "input",
            "BLKSELB0": "input",
            "WRE": "input",
            "ADB12": "input",
            "ADB11": "input",
            "ADB10": "input",
            "ADB9": "input",
            "ADB8": "input",
            "ADB7": "input",
            "ADB6": "input",
            "ADB5": "input",
            "ADB4": "input",
            "ADB3": "input",
            "ADB2": "input",
            "AD1": "input",
            "AD0": "input",
            "BLKSELB2": "input"
          },
          "connections": {
            "DO35": [ 8498 ],
            "RESETB": [ 8258 ],
            "CEB": [ 9597 ],
            "OCEB": [ 9597 ],
            "CLKB": [ 8049 ],
            "ADB13": [ 9598 ],
            "AD13": [ 9598 ],
            "AD12": [ 8319 ],
            "AD11": [ 8331 ],
            "AD10": [ 8303 ],
            "AD9": [ 8312 ],
            "AD8": [ 8294 ],
            "AD7": [ 8290 ],
            "AD6": [ 8328 ],
            "AD5": [ 7981 ],
            "AD4": [ 9598 ],
            "ADB1": [ 9598 ],
            "AD3": [ 9598 ],
            "ADB0": [ 9598 ],
            "AD2": [ 9598 ],
            "BLKSEL2": [ 9598 ],
            "BLKSEL1": [ 9598 ],
            "BLKSEL0": [ 9598 ],
            "RESET": [ 8258 ],
            "OCE": [ 9597 ],
            "DO34": [ 8496 ],
            "DO33": [ 8494 ],
            "DO32": [ 8492 ],
            "DO31": [ 8490 ],
            "DO30": [ 8487 ],
            "DO29": [ 8484 ],
            "DO28": [ 8481 ],
            "DO27": [ 8478 ],
            "DO26": [ 8475 ],
            "DO25": [ 8472 ],
            "DO24": [ 8469 ],
            "DO23": [ 8466 ],
            "DO22": [ 8463 ],
            "DO21": [ 8460 ],
            "DO20": [ 8457 ],
            "DO19": [ 8454 ],
            "DO18": [ 8451 ],
            "DO17": [ 8448 ],
            "DO16": [ 8445 ],
            "DO15": [ 8442 ],
            "DO14": [ 8439 ],
            "DO13": [ 8436 ],
            "DO12": [ 8433 ],
            "DO11": [ 8430 ],
            "DO10": [ 8427 ],
            "DO9": [ 8424 ],
            "DO8": [ 8421 ],
            "DO7": [ 8418 ],
            "DO6": [ 8415 ],
            "DO5": [ 8412 ],
            "DO4": [ 8409 ],
            "DO3": [ 8406 ],
            "DO2": [ 8404 ],
            "DO1": [ 8402 ],
            "DO0": [ 8400 ],
            "DI35": [  ],
            "DI34": [  ],
            "DI33": [  ],
            "DI32": [  ],
            "DI31": [  ],
            "DI30": [  ],
            "DI29": [  ],
            "DI28": [  ],
            "DI27": [  ],
            "DI26": [  ],
            "DI25": [  ],
            "DI24": [  ],
            "DI23": [  ],
            "DI22": [  ],
            "DI21": [  ],
            "DI20": [  ],
            "DI19": [  ],
            "DI18": [  ],
            "DI17": [  ],
            "DI16": [  ],
            "DI15": [  ],
            "DI14": [  ],
            "DI13": [  ],
            "DI12": [  ],
            "DI11": [  ],
            "DI10": [  ],
            "DI9": [  ],
            "DI8": [  ],
            "DI7": [  ],
            "DI6": [  ],
            "DI5": [  ],
            "DI4": [  ],
            "DI3": [  ],
            "DI2": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "WREB": [ 9598 ],
            "CLK": [ 8049 ],
            "CE": [ 9597 ],
            "BLKSELB1": [ 9598 ],
            "BLKSELB0": [ 9598 ],
            "WRE": [ 9598 ],
            "ADB12": [ 8319 ],
            "ADB11": [ 8331 ],
            "ADB10": [ 8303 ],
            "ADB9": [ 8312 ],
            "ADB8": [ 8294 ],
            "ADB7": [ 8290 ],
            "ADB6": [ 8328 ],
            "ADB5": [ 7981 ],
            "ADB4": [ 9597 ],
            "ADB3": [ 9598 ],
            "ADB2": [ 9598 ],
            "AD1": [ 9598 ],
            "AD0": [ 9598 ],
            "BLKSELB2": [ 9598 ]
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8014 ],
            "F": [ 8338 ]
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7976 ],
            "F": [ 8341 ]
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7981 ],
            "F": [ 8344 ]
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8345 ],
            "I3": [ 9597 ],
            "I1": [ 8344 ],
            "I0": [  ],
            "COUT": [ 8340 ],
            "CIN": [ 9611 ]
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8342 ],
            "I3": [ 9597 ],
            "I1": [ 8341 ],
            "I0": [  ],
            "COUT": [ 8337 ],
            "CIN": [ 8340 ]
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/ALU3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8291 ],
            "I3": [ 9597 ],
            "I1": [ 8338 ],
            "I0": [  ],
            "COUT": [ 8297 ],
            "CIN": [ 8337 ]
          }
        },
        "u_core.recip_addr_LUT3_F_6_I2_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7993 ],
            "F": [ 8334 ]
          }
        },
        "u_core.recip_addr_LUT3_F_6_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/ALU1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8332 ],
            "I3": [ 9597 ],
            "I1": [ 8334 ],
            "I0": [  ],
            "COUT": [ 8322 ],
            "CIN": [ 8307 ]
          }
        },
        "u_core.recip_addr_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y11/LUT2",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8332 ],
            "I1": [ 7993 ],
            "I0": [ 8020 ],
            "F": [ 8331 ]
          }
        },
        "u_core.recip_addr_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y10/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7976 ],
            "I1": [ 8020 ],
            "I0": [ 7981 ],
            "F": [ 8328 ]
          }
        },
        "u_core.recip_addr_LUT3_F_4_I2_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7988 ],
            "F": [ 8324 ]
          }
        },
        "u_core.recip_addr_LUT3_F_4_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/ALU2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8320 ],
            "I3": [ 9597 ],
            "I1": [ 8324 ],
            "I0": [  ],
            "COUT": [ 8323 ],
            "CIN": [ 8322 ]
          }
        },
        "u_core.recip_addr_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT3",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8320 ],
            "I1": [ 7988 ],
            "I0": [ 8020 ],
            "F": [ 8319 ]
          }
        },
        "u_core.recip_addr_LUT3_F_3_I2_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8003 ],
            "F": [ 8315 ]
          }
        },
        "u_core.recip_addr_LUT3_F_3_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/ALU5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8313 ],
            "I3": [ 9597 ],
            "I1": [ 8315 ],
            "I0": [  ],
            "COUT": [ 8306 ],
            "CIN": [ 8298 ]
          }
        },
        "u_core.recip_addr_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8313 ],
            "I1": [ 8003 ],
            "I0": [ 8020 ],
            "F": [ 8312 ]
          }
        },
        "u_core.recip_addr_LUT3_F_2_I2_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/LUT5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7998 ],
            "F": [ 8308 ]
          }
        },
        "u_core.recip_addr_LUT3_F_2_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/ALU0",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8304 ],
            "I3": [ 9597 ],
            "I1": [ 8308 ],
            "I0": [  ],
            "COUT": [ 8307 ],
            "CIN": [ 8306 ]
          }
        },
        "u_core.recip_addr_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y10/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8304 ],
            "I1": [ 7998 ],
            "I0": [ 8020 ],
            "F": [ 8303 ]
          }
        },
        "u_core.recip_addr_LUT3_F_1_I2_ALU_SUM_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT6",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8008 ],
            "F": [ 8299 ]
          }
        },
        "u_core.recip_addr_LUT3_F_1_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/ALU4",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9597 ],
            "SUM": [ 8295 ],
            "I3": [ 9597 ],
            "I1": [ 8299 ],
            "I0": [  ],
            "COUT": [ 8298 ],
            "CIN": [ 8297 ]
          }
        },
        "u_core.recip_addr_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8295 ],
            "I1": [ 8008 ],
            "I0": [ 8020 ],
            "F": [ 8294 ]
          }
        },
        "u_core.recip_addr_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8291 ],
            "I1": [ 8014 ],
            "I0": [ 8020 ],
            "F": [ 8290 ]
          }
        },
        "u_core.op_select_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT4",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 8287 ]
          }
        },
        "u_core.op_select_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8264 ],
            "I1": [ 8261 ],
            "I0": [ 8256 ],
            "F": [ 8285 ]
          }
        },
        "u_core.op_select_IBUF_O_2": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBB",
            "src": "q16_lut_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8264 ],
            "I": [ 8283 ]
          }
        },
        "u_core.op_select_IBUF_O_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBA",
            "src": "q16_lut_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8261 ],
            "I": [ 8281 ]
          }
        },
        "u_core.op_select_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBB",
            "src": "q16_lut_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8256 ],
            "I": [ 8279 ]
          }
        },
        "u_core.op_s1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000101000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y16/LUT1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8266 ],
            "I2": [ 8276 ],
            "I1": [ 7916 ],
            "I0": [ 8020 ],
            "F": [ 8271 ]
          }
        },
        "u_core.op_s1_LUT2_I1_F_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y16/LUT0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8270 ]
          }
        },
        "u_core.op_s1_LUT2_I1_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y16/MUX0",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8268 ],
            "O": [ 8272 ],
            "I1": [ 8271 ],
            "I0": [ 8270 ]
          }
        },
        "u_core.op_s1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/LUT7",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8262 ],
            "I0": [ 8257 ],
            "F": [ 8268 ]
          }
        },
        "u_core.op_s1_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y16/DFF2",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8266 ],
            "D": [ 9958 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.op_s1_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/DFF3",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8262 ],
            "D": [ 9960 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.op_s1_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/DFF1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:81.5-141.8|/usr/bin/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8258 ],
            "Q": [ 8257 ],
            "D": [ 9962 ],
            "CLK": [ 8049 ]
          }
        },
        "u_core.mul_full_MULT18X18_DOUT": {
          "hide_name": 0,
          "type": "MULT18X18",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y18/MULT18X1801",
            "CLK": "00000000000000000000000000000000",
            "CE": "00000000000000000000000000000000",
            "RESET": "00000000000000000000000000000000",
            "NET_BSEL": "GND",
            "NET_ASEL": "GND",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:34.12-47.3",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "A0": "input",
            "SIB17": "input",
            "SIB16": "input",
            "SIB15": "input",
            "SIB14": "input",
            "SIB13": "input",
            "SIB12": "input",
            "SIB11": "input",
            "SIB10": "input",
            "SIB9": "input",
            "SIB8": "input",
            "SIB7": "input",
            "SIB6": "input",
            "SIB5": "input",
            "SIB4": "input",
            "SIB3": "input",
            "SIB2": "input",
            "SIB1": "input",
            "SIB0": "input",
            "SIA17": "input",
            "SIA16": "input",
            "SIA15": "input",
            "SIA14": "input",
            "SIA13": "input",
            "SIA12": "input",
            "SIA11": "input",
            "SIA10": "input",
            "SIA9": "input",
            "SIA8": "input",
            "SIA7": "input",
            "SIA6": "input",
            "SIA5": "input",
            "SIA4": "input",
            "SIA3": "input",
            "SIA2": "input",
            "SIA1": "input",
            "RESET": "input",
            "SIA0": "input",
            "DOUT35": "output",
            "DOUT34": "output",
            "DOUT33": "output",
            "DOUT32": "output",
            "DOUT31": "output",
            "DOUT30": "output",
            "DOUT29": "output",
            "DOUT28": "output",
            "DOUT27": "output",
            "DOUT26": "output",
            "DOUT25": "output",
            "DOUT24": "output",
            "DOUT23": "output",
            "DOUT22": "output",
            "DOUT21": "output",
            "DOUT20": "output",
            "DOUT19": "output",
            "DOUT18": "output",
            "DOUT17": "output",
            "DOUT16": "output",
            "DOUT15": "output",
            "DOUT14": "output",
            "DOUT13": "output",
            "DOUT12": "output",
            "DOUT11": "output",
            "DOUT10": "output",
            "DOUT9": "output",
            "DOUT8": "output",
            "DOUT7": "output",
            "DOUT6": "output",
            "DOUT5": "output",
            "DOUT4": "output",
            "DOUT3": "output",
            "DOUT2": "output",
            "DOUT1": "output",
            "CLK": "input",
            "CE": "input",
            "BSIGN": "input",
            "BSEL": "input",
            "DOUT0": "output",
            "B17": "input",
            "B16": "input",
            "B15": "input",
            "B14": "input",
            "B13": "input",
            "B12": "input",
            "B11": "input",
            "B10": "input",
            "B9": "input",
            "B8": "input",
            "B7": "input",
            "B6": "input",
            "B5": "input",
            "B4": "input",
            "B3": "input",
            "B2": "input",
            "B1": "input",
            "ASIGN": "input",
            "ASEL": "input",
            "B0": "input",
            "A17": "input",
            "A16": "input",
            "A15": "input",
            "A14": "input",
            "A13": "input",
            "A12": "input",
            "A11": "input",
            "A10": "input",
            "A9": "input",
            "A8": "input",
            "A7": "input",
            "A6": "input",
            "A5": "input",
            "A4": "input",
            "A3": "input",
            "A2": "input",
            "A1": "input"
          },
          "connections": {
            "A0": [ 8089 ],
            "SIB17": [  ],
            "SIB16": [  ],
            "SIB15": [  ],
            "SIB14": [  ],
            "SIB13": [  ],
            "SIB12": [  ],
            "SIB11": [  ],
            "SIB10": [  ],
            "SIB9": [  ],
            "SIB8": [  ],
            "SIB7": [  ],
            "SIB6": [  ],
            "SIB5": [  ],
            "SIB4": [  ],
            "SIB3": [  ],
            "SIB2": [  ],
            "SIB1": [  ],
            "SIB0": [  ],
            "SIA17": [  ],
            "SIA16": [  ],
            "SIA15": [  ],
            "SIA14": [  ],
            "SIA13": [  ],
            "SIA12": [  ],
            "SIA11": [  ],
            "SIA10": [  ],
            "SIA9": [  ],
            "SIA8": [  ],
            "SIA7": [  ],
            "SIA6": [  ],
            "SIA5": [  ],
            "SIA4": [  ],
            "SIA3": [  ],
            "SIA2": [  ],
            "SIA1": [  ],
            "RESET": [ 9598 ],
            "SIA0": [  ],
            "DOUT35": [ 8216 ],
            "DOUT34": [ 8214 ],
            "DOUT33": [ 8212 ],
            "DOUT32": [ 8210 ],
            "DOUT31": [ 8208 ],
            "DOUT30": [ 8206 ],
            "DOUT29": [ 8204 ],
            "DOUT28": [ 8202 ],
            "DOUT27": [ 8200 ],
            "DOUT26": [ 8198 ],
            "DOUT25": [ 8196 ],
            "DOUT24": [ 8194 ],
            "DOUT23": [ 8192 ],
            "DOUT22": [ 8190 ],
            "DOUT21": [ 8188 ],
            "DOUT20": [ 8186 ],
            "DOUT19": [ 8184 ],
            "DOUT18": [ 8182 ],
            "DOUT17": [ 8179 ],
            "DOUT16": [ 8176 ],
            "DOUT15": [ 8173 ],
            "DOUT14": [ 8171 ],
            "DOUT13": [ 8169 ],
            "DOUT12": [ 8167 ],
            "DOUT11": [ 8165 ],
            "DOUT10": [ 8163 ],
            "DOUT9": [ 8161 ],
            "DOUT8": [ 8159 ],
            "DOUT7": [ 8157 ],
            "DOUT6": [ 8155 ],
            "DOUT5": [ 8153 ],
            "DOUT4": [ 8151 ],
            "DOUT3": [ 8149 ],
            "DOUT2": [ 8147 ],
            "DOUT1": [ 8145 ],
            "CLK": [ 9598 ],
            "CE": [ 9598 ],
            "BSIGN": [ 9597 ],
            "BSEL": [ 9598 ],
            "DOUT0": [ 8143 ],
            "B17": [ 7916 ],
            "B16": [ 7916 ],
            "B15": [ 7916 ],
            "B14": [ 7945 ],
            "B13": [ 7860 ],
            "B12": [ 7864 ],
            "B11": [ 7868 ],
            "B10": [ 7873 ],
            "B9": [ 7850 ],
            "B8": [ 7855 ],
            "B7": [ 7889 ],
            "B6": [ 7893 ],
            "B5": [ 7897 ],
            "B4": [ 7902 ],
            "B3": [ 7906 ],
            "B2": [ 7911 ],
            "B1": [ 7880 ],
            "ASIGN": [ 9598 ],
            "ASEL": [ 9598 ],
            "B0": [ 7885 ],
            "A17": [ 8123 ],
            "A16": [ 8121 ],
            "A15": [ 8119 ],
            "A14": [ 8117 ],
            "A13": [ 8115 ],
            "A12": [ 8113 ],
            "A11": [ 8111 ],
            "A10": [ 8109 ],
            "A9": [ 8107 ],
            "A8": [ 8105 ],
            "A7": [ 8103 ],
            "A6": [ 8101 ],
            "A5": [ 8099 ],
            "A4": [ 8097 ],
            "A3": [ 8095 ],
            "A2": [ 8093 ],
            "A1": [ 8091 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000010",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9598 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000010",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9597 ]
          }
        },
        "u_core.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "q16_lut_top.v:4.24-4.27",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=NONE": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8049 ],
            "I": [ 7712 ]
          }
        },
        "u_core.b_IBUF_O_9": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8047 ],
            "I": [ 8045 ]
          }
        },
        "u_core.b_IBUF_O_8": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y0/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8020 ],
            "I": [ 8018 ]
          }
        },
        "u_core.b_IBUF_O_7": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y14/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8014 ],
            "I": [ 8012 ]
          }
        },
        "u_core.b_IBUF_O_6": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8008 ],
            "I": [ 8006 ]
          }
        },
        "u_core.b_IBUF_O_5": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8003 ],
            "I": [ 8001 ]
          }
        },
        "u_core.b_IBUF_O_4": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7998 ],
            "I": [ 7996 ]
          }
        },
        "u_core.b_IBUF_O_3": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y11/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7993 ],
            "I": [ 7991 ]
          }
        },
        "u_core.b_IBUF_O_2": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y11/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7988 ],
            "I": [ 7986 ]
          }
        },
        "u_core.b_IBUF_O_15": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7981 ],
            "I": [ 7979 ]
          }
        },
        "u_core.b_IBUF_O_14": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y14/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7976 ],
            "I": [ 7974 ]
          }
        },
        "u_core.b_IBUF_O_13": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y4/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7970 ],
            "I": [ 7968 ]
          }
        },
        "u_core.b_IBUF_O_12": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7966 ],
            "I": [ 7964 ]
          }
        },
        "u_core.b_IBUF_O_11": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7962 ],
            "I": [ 7960 ]
          }
        },
        "u_core.b_IBUF_O_10": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7958 ],
            "I": [ 7956 ]
          }
        },
        "u_core.b_IBUF_O_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y10/IOBB",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7954 ],
            "I": [ 7952 ]
          }
        },
        "u_core.b_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y10/IOBA",
            "src": "q16_lut_top.v:8.24-8.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7950 ],
            "I": [ 7948 ]
          }
        },
        "u_core.a_IBUF_O_9": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBA",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7945 ],
            "I": [ 7943 ]
          }
        },
        "u_core.a_IBUF_O_8": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y21/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7916 ],
            "I": [ 7914 ]
          }
        },
        "u_core.a_IBUF_O_7": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBA",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7911 ],
            "I": [ 7909 ]
          }
        },
        "u_core.a_IBUF_O_6": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7906 ],
            "I": [ 7904 ]
          }
        },
        "u_core.a_IBUF_O_5": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBA",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7902 ],
            "I": [ 7900 ]
          }
        },
        "u_core.a_IBUF_O_4": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7897 ],
            "I": [ 7895 ]
          }
        },
        "u_core.a_IBUF_O_3": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBA",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7893 ],
            "I": [ 7891 ]
          }
        },
        "u_core.a_IBUF_O_2": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7889 ],
            "I": [ 7887 ]
          }
        },
        "u_core.a_IBUF_O_15": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBA",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7885 ],
            "I": [ 7883 ]
          }
        },
        "u_core.a_IBUF_O_14": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7880 ],
            "I": [ 7878 ]
          }
        },
        "u_core.a_IBUF_O_13": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y28/IOBA",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7873 ],
            "I": [ 7871 ]
          }
        },
        "u_core.a_IBUF_O_12": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y28/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7868 ],
            "I": [ 7866 ]
          }
        },
        "u_core.a_IBUF_O_11": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y28/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7864 ],
            "I": [ 7862 ]
          }
        },
        "u_core.a_IBUF_O_10": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7860 ],
            "I": [ 7858 ]
          }
        },
        "u_core.a_IBUF_O_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7855 ],
            "I": [ 7853 ]
          }
        },
        "u_core.a_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBB",
            "src": "q16_lut_top.v:7.24-7.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7850 ],
            "I": [ 7848 ]
          }
        },
        "result_OBUF_O_9": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7846 ],
            "I": [ 7845 ]
          }
        },
        "result_OBUF_O_8": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7842 ],
            "I": [ 7841 ]
          }
        },
        "result_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9598 ],
            "BOTTOM_IO_PORT_A": [ 9598 ],
            "O": [ 7838 ],
            "I": [ 7837 ]
          }
        },
        "result_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9598 ],
            "BOTTOM_IO_PORT_A": [ 9598 ],
            "O": [ 7834 ],
            "I": [ 7833 ]
          }
        },
        "result_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7830 ],
            "I": [ 7829 ]
          }
        },
        "result_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7826 ],
            "I": [ 7825 ]
          }
        },
        "result_OBUF_O_31": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7822 ],
            "I": [ 7821 ]
          }
        },
        "result_OBUF_O_30": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7818 ],
            "I": [ 7817 ]
          }
        },
        "result_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y0/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7814 ],
            "I": [ 7813 ]
          }
        },
        "result_OBUF_O_29": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X36Y0/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7810 ],
            "I": [ 7809 ]
          }
        },
        "result_OBUF_O_28": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7806 ],
            "I": [ 7805 ]
          }
        },
        "result_OBUF_O_27": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X11Y0/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7802 ],
            "I": [ 7801 ]
          }
        },
        "result_OBUF_O_26": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7798 ],
            "I": [ 7797 ]
          }
        },
        "result_OBUF_O_25": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y0/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7794 ],
            "I": [ 7793 ]
          }
        },
        "result_OBUF_O_24": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7790 ],
            "I": [ 7789 ]
          }
        },
        "result_OBUF_O_23": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7786 ],
            "I": [ 7785 ]
          }
        },
        "result_OBUF_O_22": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7782 ],
            "I": [ 7781 ]
          }
        },
        "result_OBUF_O_21": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7778 ],
            "I": [ 7777 ]
          }
        },
        "result_OBUF_O_20": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7774 ],
            "I": [ 7773 ]
          }
        },
        "result_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X37Y0/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7770 ],
            "I": [ 7769 ]
          }
        },
        "result_OBUF_O_19": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7766 ],
            "I": [ 7765 ]
          }
        },
        "result_OBUF_O_18": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y10/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7762 ],
            "I": [ 7761 ]
          }
        },
        "result_OBUF_O_17": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y10/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7758 ],
            "I": [ 7757 ]
          }
        },
        "result_OBUF_O_16": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y11/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7754 ],
            "I": [ 7753 ]
          }
        },
        "result_OBUF_O_15": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y12/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7750 ],
            "I": [ 7749 ]
          }
        },
        "result_OBUF_O_14": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y12/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7746 ],
            "I": [ 7745 ]
          }
        },
        "result_OBUF_O_13": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7742 ],
            "I": [ 7741 ]
          }
        },
        "result_OBUF_O_12": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y28/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9598 ],
            "BOTTOM_IO_PORT_A": [ 9598 ],
            "O": [ 7738 ],
            "I": [ 7737 ]
          }
        },
        "result_OBUF_O_11": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y28/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7734 ],
            "I": [ 7733 ]
          }
        },
        "result_OBUF_O_10": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9598 ],
            "BOTTOM_IO_PORT_A": [ 9598 ],
            "O": [ 7730 ],
            "I": [ 7729 ]
          }
        },
        "result_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X37Y0/IOBA",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7726 ],
            "I": [ 7725 ]
          }
        },
        "result_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X36Y0/IOBB",
            "src": "q16_lut_top.v:9.24-9.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7721 ],
            "I": [ 7720 ]
          }
        }
      },
      "netnames": {
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1_I3[2]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9972 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.op_select[1]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9971 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.op_select[2]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.a[15]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9969 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9968 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.b[15]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9967 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT2_I1_F$gate_net$": {
          "hide_name": 0,
          "bits": [ 9966 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.op_s1_LUT2_I1_F[2]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9965 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.op_s1_LUT2_I1_F_MUX2_LUT5_S0_O[2]$gate_net$": {
          "hide_name": 0,
          "bits": [ 9964 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "u_core.op_s1_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9962 ] ,
          "attributes": {
            "ROUTING": "X25Y15/F1;;1;X25Y15/XD1;X25Y15/XD1/F1;1"
          }
        },
        "u_core.op_s1_DFFR_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 9960 ] ,
          "attributes": {
            "ROUTING": "X25Y15/F3;;1;X25Y15/XD3;X25Y15/XD3/F3;1"
          }
        },
        "u_core.op_s1_DFFR_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 9958 ] ,
          "attributes": {
            "ROUTING": "X25Y16/F2;;1;X25Y16/XD2;X25Y16/XD2/F2;1"
          }
        },
        "u_core.result_s1_DFFR_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 9956 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F4;;1;X1Y10/XD4;X1Y10/XD4/F4;1"
          }
        },
        "u_core.result_s1_DFFR_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F1;;1;X2Y10/XD1;X2Y10/XD1/F1;1"
          }
        },
        "u_core.result_s1_DFFR_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F3;;1;X1Y4/XD3;X1Y4/XD3/F3;1"
          }
        },
        "u_core.result_s1_DFFR_Q_13$conn$D": {
          "hide_name": 0,
          "bits": [ 9950 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F3;;1;X8Y1/XD3;X8Y1/XD3/F3;1"
          }
        },
        "u_core.result_s1_DFFR_Q_14$conn$D": {
          "hide_name": 0,
          "bits": [ 9948 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F2;;1;X6Y1/XD2;X6Y1/XD2/F2;1"
          }
        },
        "u_core.result_s1_DFFR_Q_15$conn$D": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F3;;1;X9Y1/XD3;X9Y1/XD3/F3;1"
          }
        },
        "u_core.result_s1_DFFR_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 9944 ] ,
          "attributes": {
            "ROUTING": "X6Y26/F1;;1;X6Y26/XD1;X6Y26/XD1/F1;1"
          }
        },
        "u_core.result_s1_DFFR_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 9942 ] ,
          "attributes": {
            "ROUTING": "X7Y26/F2;;1;X7Y26/XD2;X7Y26/XD2/F2;1"
          }
        },
        "u_core.result_s1_DFFR_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 9940 ] ,
          "attributes": {
            "ROUTING": "X3Y25/F3;;1;X3Y25/XD3;X3Y25/XD3/F3;1"
          }
        },
        "u_core.result_s1_DFFR_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 9938 ] ,
          "attributes": {
            "ROUTING": "X4Y26/F4;;1;X4Y26/XD4;X4Y26/XD4/F4;1"
          }
        },
        "u_core.result_s1_DFFR_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F4;;1;X1Y25/XD4;X1Y25/XD4/F4;1"
          }
        },
        "u_core.result_s1_DFFR_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 9934 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F2;;1;X1Y12/XD2;X1Y12/XD2/F2;1"
          }
        },
        "u_core.result_s1_DFFR_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F5;;1;X1Y12/XD5;X1Y12/XD5/F5;1"
          }
        },
        "u_core.result_s1_DFFR_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F3;;1;X1Y11/XD3;X1Y11/XD3/F3;1"
          }
        },
        "u_core.valid_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X1Y26/F5;;1;X1Y26/XD5;X1Y26/XD5/F5;1"
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X30Y13/COUT0;;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9610 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT0;;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9608 ] ,
          "attributes": {
            "ROUTING": "X27Y17/COUT0;;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9607 ] ,
          "attributes": {
            "ROUTING": "X26Y10/COUT0;;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9606 ] ,
          "attributes": {
            "ROUTING": "X26Y13/COUT0;;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9604 ] ,
          "attributes": {
            "ROUTING": "X24Y12/COUT0;;1"
          }
        },
        "u_core.valid_s1_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9579 ] ,
          "attributes": {
            "ROUTING": "X1Y26/F0;;1;X1Y26/XD0;X1Y26/XD0/F0;1"
          }
        },
        "u_core.valid_s1": {
          "hide_name": 0,
          "bits": [ 9577 ] ,
          "attributes": {
            "ROUTING": "X1Y26/Q0;;1;X1Y26/S100;X1Y26/S100/Q0;1;X1Y26/D5;X1Y26/D5/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:58.16-58.24",
            "hdlname": "u_core valid_s1"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:5.24-5.27"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9572 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F1;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9571 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F0;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9569 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9567 ] ,
          "attributes": {
            "ROUTING": "X27Y14/OF0;;1;X27Y14/W200;X27Y14/W200/OF0;1;X25Y14/D4;X25Y14/D4/W202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9566 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F5;;1;X25Y10/S830;X25Y10/S830/F5;1;X25Y14/E250;X25Y14/E250/S834;1;X25Y14/B4;X25Y14/B4/E250;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9562 ] ,
          "attributes": {
            "ROUTING": "X24Y14/W270;X24Y14/W270/W131;1;X23Y14/X04;X23Y14/X04/W271;1;X23Y14/B0;X23Y14/B0/X04;1;X25Y14/F4;;1;X25Y14/W130;X25Y14/W130/F4;1;X25Y14/D2;X25Y14/D2/W130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9552 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F5;;1;X25Y13/W100;X25Y13/W100/F5;1;X24Y13/S240;X24Y13/S240/W101;1;X24Y14/C1;X24Y14/C1/S241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9551 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F7;;1;X24Y14/A1;X24Y14/A1/F7;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9549 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F1;;1;X24Y14/XD1;X24Y14/XD1/F1;1"
          }
        },
        "u_core.result_s1_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9546 ] ,
          "attributes": {
            "ROUTING": "X22Y13/F0;;1;X22Y13/XD0;X22Y13/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9542 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F1;;1;X23Y14/XD1;X23Y14/XD1/F1;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9539 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F0;;1;X23Y13/D1;X23Y13/D1/F0;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9535 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F6;;1;X30Y11/X03;X30Y11/X03/F6;1;X30Y11/D3;X30Y11/D3/X03;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9532 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F3;;1;X30Y11/N100;X30Y11/N100/F3;1;X30Y10/D1;X30Y10/D1/N101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F4;;1;X30Y10/C1;X30Y10/C1/F4;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9530 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F7;;1;X30Y10/S100;X30Y10/S100/F7;1;X30Y10/B1;X30Y10/B1/S100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": "X27Y10/CIN0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9520 ] ,
          "attributes": {
            "ROUTING": "X24Y13/OF0;;1;X24Y13/SN10;X24Y13/SN10/OF0;1;X24Y14/W210;X24Y14/W210/S111;1;X23Y14/B1;X23Y14/B1/W211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9519 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F1;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9518 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F0;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9516 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F6;;1;X23Y14/N100;X23Y14/N100/F6;1;X23Y14/A1;X23Y14/A1/N100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9514 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F7;;1;X23Y14/X08;X23Y14/X08/F7;1;X23Y14/D1;X23Y14/D1/X08;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9512 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F4;;1;X24Y13/C5;X24Y13/C5/F4;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9511 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F5;;1;X24Y13/W100;X24Y13/W100/F5;1;X23Y13/S240;X23Y13/S240/W101;1;X23Y14/C1;X23Y14/C1/S241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9509 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F3;;1;X24Y13/B5;X24Y13/B5/F3;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9506 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F3;;1;X23Y13/W230;X23Y13/W230/F3;1;X23Y13/C1;X23Y13/C1/W230;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9504 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F4;;1;X23Y13/S130;X23Y13/S130/F4;1;X23Y13/W250;X23Y13/W250/S130;1;X23Y13/B1;X23Y13/B1/W250;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9502 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F7;;1;X24Y13/EW20;X24Y13/EW20/F7;1;X23Y13/D3;X23Y13/D3/W121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9499 ] ,
          "attributes": {
            "ROUTING": "X23Y13/X08;X23Y13/X08/S211;1;X23Y13/C4;X23Y13/C4/X08;1;X24Y12/F4;;1;X24Y12/EW10;X24Y12/EW10/F4;1;X23Y12/S210;X23Y12/S210/W111;1;X23Y13/B3;X23Y13/B3/S211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 9498 ] ,
          "attributes": {
            "ROUTING": "X24Y12/F7;;1;X24Y12/A4;X24Y12/A4/F7;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F2;;1;X23Y11/EW20;X23Y11/EW20/F2;1;X22Y11/S260;X22Y11/S260/W121;1;X22Y13/C0;X22Y13/C0/S262;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F7;;1;X23Y13/EW20;X23Y13/EW20/F7;1;X22Y13/D0;X22Y13/D0/W121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9492 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F5;;1;X23Y13/EW10;X23Y13/EW10/F5;1;X22Y13/B0;X22Y13/B0/W111;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9490 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F4;;1;X24Y11/EW20;X24Y11/EW20/F4;1;X23Y11/D2;X23Y11/D2/W121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F0;;1;X23Y11/X01;X23Y11/X01/F0;1;X23Y11/B2;X23Y11/B2/X01;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9486 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F4;;1;X23Y12/SN10;X23Y12/SN10/F4;1;X23Y11/A2;X23Y11/A2/N111;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 9481 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F0;;1;X23Y12/E130;X23Y12/E130/F0;1;X24Y12/B1;X24Y12/B1/E131;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9479 ] ,
          "attributes": {
            "ROUTING": "X24Y12/EW20;X24Y12/EW20/F2;1;X23Y12/S220;X23Y12/S220/W121;1;X23Y13/C5;X23Y13/C5/S221;1;X24Y12/F2;;1;X24Y12/W220;X24Y12/W220/F2;1;X23Y12/X01;X23Y12/X01/W221;1;X23Y12/B4;X23Y12/B4/X01;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F2;;1;X22Y12/E130;X22Y12/E130/F2;1;X23Y12/E270;X23Y12/E270/E131;1;X24Y12/A2;X24Y12/A2/E271;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X24Y12/COUT1;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9475 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F2;;1;X23Y12/EW10;X23Y12/EW10/F2;1;X24Y12/A3;X24Y12/A3/E111;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X24Y12/COUT3;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X24Y12/COUT2;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9471 ] ,
          "attributes": {
            "ROUTING": "X24Y13/W220;X24Y13/W220/S121;1;X24Y13/C3;X24Y13/C3/W220;1;X24Y12/F3;;1;X24Y12/SN20;X24Y12/SN20/F3;1;X24Y13/B6;X24Y13/B6/S121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9470 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F6;;1;X24Y13/X07;X24Y13/X07/F6;1;X24Y13/D4;X24Y13/D4/X07;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F6;;1;X23Y13/E100;X23Y13/E100/F6;1;X24Y13/D7;X24Y13/D7/E101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9466 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F7;;1;X24Y11/S100;X24Y11/S100/F7;1;X24Y12/S200;X24Y12/S200/S101;1;X24Y13/C7;X24Y13/C7/S201;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F5;;1;X26Y10/S130;X26Y10/S130/F5;1;X26Y10/D7;X26Y10/D7/S130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9460 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F4;;1;X26Y13/SN10;X26Y13/SN10/F4;1;X26Y14/W250;X26Y14/W250/S111;1;X24Y14/N250;X24Y14/N250/W252;1;X24Y13/B7;X24Y13/B7/N251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9459 ] ,
          "attributes": {
            "ROUTING": "X26Y13/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F0;;1;X24Y14/S100;X24Y14/S100/F0;1;X24Y14/B1;X24Y14/B1/S100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F4;;1;X24Y14/C0;X24Y14/C0/F4;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F5;;1;X24Y14/X08;X24Y14/X08/F5;1;X24Y14/D0;X24Y14/D0/X08;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F2;;1;X24Y14/N100;X24Y14/N100/F2;1;X24Y14/A0;X24Y14/A0/N100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F1;;1;X26Y13/SN20;X26Y13/SN20/F1;1;X26Y14/W220;X26Y14/W220/S121;1;X24Y14/W220;X24Y14/W220/W222;1;X24Y14/C2;X24Y14/C2/W220;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X26Y13/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F3;;1;X26Y13/W130;X26Y13/W130/F3;1;X25Y13/W230;X25Y13/W230/W131;1;X24Y13/B4;X24Y13/B4/W231;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9444 ] ,
          "attributes": {
            "ROUTING": "X26Y13/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9443 ] ,
          "attributes": {
            "ROUTING": "X26Y13/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F2;;1;X24Y13/N100;X24Y13/N100/F2;1;X24Y13/C4;X24Y13/C4/N100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F0;;1;X24Y11/D4;X24Y11/D4/F0;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F2;;1;X26Y13/W100;X26Y13/W100/F2;1;X25Y13/W200;X25Y13/W200/W101;1;X24Y13/N200;X24Y13/N200/W201;1;X24Y11/D1;X24Y11/D1/N202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9436 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F1;;1;X24Y11/N100;X24Y11/N100/F1;1;X24Y11/C4;X24Y11/C4/N100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9432 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F2;;1;X26Y10/SN20;X26Y10/SN20/F2;1;X26Y11/W260;X26Y11/W260/S121;1;X24Y11/X03;X24Y11/X03/W262;1;X24Y11/B4;X24Y11/B4/X03;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X26Y10/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F3;;1;X26Y10/S100;X26Y10/S100/F3;1;X26Y11/W200;X26Y11/W200/S101;1;X24Y11/S200;X24Y11/S200/W202;1;X24Y13/D2;X24Y13/D2/S202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9428 ] ,
          "attributes": {
            "ROUTING": "X26Y10/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9426 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F4;;1;X26Y10/W240;X26Y10/W240/F4;1;X24Y10/S240;X24Y10/S240/W242;1;X24Y11/D7;X24Y11/D7/S241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X26Y10/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X26Y10/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9421 ] ,
          "attributes": {
            "ROUTING": "X27Y17/COUT3;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9419 ] ,
          "attributes": {
            "ROUTING": "X27Y17/COUT2;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X27Y17/COUT1;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9412 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F3;;1;X23Y10/EW10;X23Y10/EW10/F3;1;X24Y10/S210;X24Y10/S210/E111;1;X24Y12/S240;X24Y12/S240/S212;1;X24Y13/C1;X24Y13/C1/S241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9409 ] ,
          "attributes": {
            "ROUTING": "X24Y13/A1;X24Y13/A1/W252;1;X27Y17/W130;X27Y17/W130/F1;1;X26Y17/N830;X26Y17/N830/W131;1;X26Y13/W250;X26Y13/W250/N834;1;X24Y13/A2;X24Y13/A2/W252;1;X27Y17/F1;;1;X27Y17/W810;X27Y17/W810/F1;1;X23Y17/N810;X23Y17/N810/W814;1;X23Y9/S210;X23Y9/S210/N818;1;X23Y10/B3;X23Y10/B3/S211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9405 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F4;;1;X23Y10/S100;X23Y10/S100/F4;1;X23Y11/C1;X23Y11/C1/S101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X23Y11/B1;X23Y11/B1/W232;1;X25Y10/S230;X25Y10/S230/W232;1;X25Y11/W230;X25Y11/W230/S231;1;X24Y11/S230;X24Y11/S230/W231;1;X24Y11/C7;X24Y11/C7/S230;1;X27Y17/F2;;1;X27Y17/N810;X27Y17/N810/F2;1;X27Y9/S130;X27Y9/S130/N818;1;X27Y10/W230;X27Y10/W230/S131;1;X25Y10/W230;X25Y10/W230/W232;1;X23Y10/B4;X23Y10/B4/W232;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9399 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F1;;1;X23Y13/X06;X23Y13/X06/F1;1;X23Y13/D2;X23Y13/D2/X06;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F1;;1;X23Y11/S210;X23Y11/S210/F1;1;X23Y13/B2;X23Y13/B2/S212;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F2;;1;X23Y13/XD2;X23Y13/XD2/F2;1"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F3;;1;X23Y12/X02;X23Y12/X02/F3;1;X23Y12/D6;X23Y12/D6/X02;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F5;;1;X23Y10/S250;X23Y10/S250/F5;1;X23Y12/S200;X23Y12/S200/S252;1;X23Y14/C5;X23Y14/C5/S202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X27Y17/EW10;X27Y17/EW10/F3;1;X26Y17/N810;X26Y17/N810/W111;1;X26Y9/S130;X26Y9/S130/N818;1;X26Y10/C7;X26Y10/C7/S131;1;X23Y13/N270;X23Y13/N270/N272;1;X23Y11/N270;X23Y11/N270/N272;1;X23Y10/B5;X23Y10/B5/N271;1;X27Y17/F3;;1;X27Y17/W230;X27Y17/W230/F3;1;X25Y17/W260;X25Y17/W260/W232;1;X23Y17/N260;X23Y17/N260/W262;1;X23Y15/N270;X23Y15/N270/N262;1;X23Y14/B5;X23Y14/B5/N271;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F6;;1;X23Y12/S260;X23Y12/S260/F6;1;X23Y14/X03;X23Y14/X03/S262;1;X23Y14/D2;X23Y14/D2/X03;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F5;;1;X23Y14/S130;X23Y14/S130/F5;1;X23Y14/B2;X23Y14/B2/S130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9382 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F2;;1;X23Y14/XD2;X23Y14/XD2/F2;1"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F1;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F0;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F6;;1;X25Y13/S260;X25Y13/S260/F6;1;X25Y14/D7;X25Y14/D7/S261;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F3;;1;X25Y13/SN20;X25Y13/SN20/F3;1;X25Y14/B7;X25Y14/B7/S121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X25Y14/OF0;;1;X25Y14/W200;X25Y14/W200/OF0;1;X25Y14/A7;X25Y14/A7/W200;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9369 ] ,
          "attributes": {
            "ROUTING": "X24Y10/CIN0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F0;;1;X24Y10/S200;X24Y10/S200/F0;1;X24Y12/S210;X24Y12/S210/S202;1;X24Y14/X04;X24Y14/X04/S212;1;X24Y14/C3;X24Y14/C3/X04;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F7;;1;X25Y14/W270;X25Y14/W270/F7;1;X23Y14/S270;X23Y14/S270/W272;1;X23Y14/D3;X23Y14/D3/S270;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9364 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F3;;1;X24Y14/EW10;X24Y14/EW10/F3;1;X23Y14/B3;X23Y14/B3/W111;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9362 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F3;;1;X23Y14/XD3;X23Y14/XD3/F3;1"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F2;;1;X29Y13/N220;X29Y13/N220/F2;1;X29Y12/D0;X29Y12/D0/N221;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9355 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F4;;1;X27Y12/N240;X27Y12/N240/F4;1;X27Y10/E240;X27Y10/E240/N242;1;X28Y10/C6;X28Y10/C6/E241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F0;;1;X27Y11/W200;X27Y11/W200/F0;1;X26Y11/D6;X26Y11/D6/W201;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F0;;1;X26Y11/W130;X26Y11/W130/F0;1;X26Y11/B6;X26Y11/B6/W130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X25Y12/W100;X25Y12/W100/F3;1;X24Y12/N240;X24Y12/N240/W101;1;X24Y11/E240;X24Y11/E240/N241;1;X26Y11/C0;X26Y11/C0/E242;1;X25Y12/F3;;1;X25Y12/SN10;X25Y12/SN10/F3;1;X25Y11/N250;X25Y11/N250/N111;1;X25Y11/B7;X25Y11/B7/N250;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F6;;1;X26Y13/N130;X26Y13/N130/F6;1;X26Y12/W270;X26Y12/W270/N131;1;X25Y12/A3;X25Y12/A3/W271;1"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F6;;1;X29Y12/C0;X29Y12/C0/F6;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9336 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F1;;1;X29Y12/B0;X29Y12/B0/F1;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9334 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F6;;1;X27Y12/E100;X27Y12/E100/F6;1;X27Y12/E220;X27Y12/E220/E100;1;X29Y12/D6;X29Y12/D6/E222;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9328 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F5;;1;X28Y15/E100;X28Y15/E100/F5;1;X28Y15/C1;X28Y15/C1/E100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9326 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F1;;1;X28Y15/X02;X28Y15/X02/F1;1;X28Y15/D4;X28Y15/D4/X02;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F3;;1;X28Y15/E230;X28Y15/E230/F3;1;X28Y15/C4;X28Y15/C4/E230;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9324 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F2;;1;X28Y15/X01;X28Y15/X01/F2;1;X28Y15/B4;X28Y15/B4/X01;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9320 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F7;;1;X23Y12/N130;X23Y12/N130/F7;1;X23Y12/C6;X23Y12/C6/N130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_27_D_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9318 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F5;;1;X23Y12/W130;X23Y12/W130/F5;1;X23Y12/B6;X23Y12/B6/W130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9316 ] ,
          "attributes": {
            "ROUTING": "X24Y12/F6;;1;X24Y12/E100;X24Y12/E100/F6;1;X25Y12/D7;X25Y12/D7/E101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F7;;1;X26Y10/W100;X26Y10/W100/F7;1;X25Y10/S200;X25Y10/S200/W101;1;X25Y12/C7;X25Y12/C7/S202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9314 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F5;;1;X26Y13/EW10;X26Y13/EW10/F5;1;X25Y13/N250;X25Y13/N250/W111;1;X25Y12/B7;X25Y12/B7/N251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F7;;1;X25Y12/W270;X25Y12/W270/F7;1;X23Y12/X04;X23Y12/X04/W272;1;X23Y12/D7;X23Y12/D7/X04;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9310 ] ,
          "attributes": {
            "ROUTING": "X24Y12/W250;X24Y12/W250/F5;1;X23Y12/X08;X23Y12/X08/W251;1;X23Y12/B7;X23Y12/B7/X08;1;X24Y12/F5;;1;X24Y12/W100;X24Y12/W100/F5;1;X23Y12/C5;X23Y12/C5/W101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F3;;1;X23Y11/SN10;X23Y11/SN10/F3;1;X23Y12/E250;X23Y12/E250/S111;1;X24Y12/A5;X24Y12/A5/E251;1"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9308 ] ,
          "attributes": {
            "ROUTING": "X24Y12/COUT4;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9306 ] ,
          "attributes": {
            "ROUTING": "X25Y12/S100;X25Y12/S100/F0;1;X25Y13/W240;X25Y13/W240/S101;1;X25Y13/B3;X25Y13/B3/W240;1;X25Y12/F0;;1;X25Y12/S200;X25Y12/S200/F0;1;X25Y14/D0;X25Y14/D0/S202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F2;;1;X25Y13/N100;X25Y13/N100/F2;1;X25Y12/N200;X25Y12/N200/N101;1;X25Y12/A0;X25Y12/A0/N200;1"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9304 ] ,
          "attributes": {
            "ROUTING": "X25Y12/CIN0;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9302 ] ,
          "attributes": {
            "ROUTING": "X29Y12/X07;X29Y12/X07/E241;1;X29Y12/B6;X29Y12/B6/X07;1;X25Y12/F1;;1;X25Y12/E100;X25Y12/E100/F1;1;X26Y12/E240;X26Y12/E240/E101;1;X28Y12/E240;X28Y12/E240/E242;1;X29Y12/C1;X29Y12/C1/E241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F1;;1;X25Y13/SN10;X25Y13/SN10/F1;1;X25Y12/A1;X25Y12/A1/N111;1"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9300 ] ,
          "attributes": {
            "ROUTING": "X25Y12/COUT0;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": "X26Y14/F3;;1;X26Y14/EW10;X26Y14/EW10/F3;1;X25Y14/N250;X25Y14/N250/W111;1;X25Y12/A2;X25Y12/A2/N252;1"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": "X25Y12/COUT2;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9296 ] ,
          "attributes": {
            "ROUTING": "X25Y12/COUT1;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": "X29Y10/X08;X29Y10/X08/N212;1;X29Y10/C6;X29Y10/C6/X08;1;X25Y12/F2;;1;X25Y12/E810;X25Y12/E810/F2;1;X29Y12/N210;X29Y12/N210/E814;1;X29Y11/B1;X29Y11/B1/N211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F1;;1;X29Y11/EW10;X29Y11/EW10/F1;1;X28Y11/N210;X28Y11/N210/W111;1;X28Y10/A6;X28Y10/A6/N211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F6;;1;X24Y10/E260;X24Y10/E260/F6;1;X26Y10/E270;X26Y10/E270/E262;1;X28Y10/N270;X28Y10/N270/E272;1;X28Y10/D6;X28Y10/D6/N270;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X25Y14/A3;X25Y14/A3/F5;1;X25Y14/S130;X25Y14/S130/F5;1;X25Y14/B2;X25Y14/B2/S130;1;X26Y14/B4;X26Y14/B4/E131;1;X25Y14/F5;;1;X25Y14/E130;X25Y14/E130/F5;1;X26Y14/B1;X26Y14/B1/E131;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9286 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F7;;1;X27Y11/X08;X27Y11/X08/F7;1;X27Y11/D0;X27Y11/D0/X08;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F7;;1;X27Y10/S100;X27Y10/S100/F7;1;X27Y11/C0;X27Y11/C0/S101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9282 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F3;;1;X27Y13/N230;X27Y13/N230/F3;1;X27Y11/B0;X27Y11/B0/N232;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9280 ] ,
          "attributes": {
            "ROUTING": "X27Y13/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9277 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F3;;1;X27Y10/S130;X27Y10/S130/F3;1;X27Y10/D7;X27Y10/D7/S130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9275 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F5;;1;X27Y12/X04;X27Y12/X04/F5;1;X27Y12/D6;X27Y12/D6/X04;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F1;;1;X27Y12/X06;X27Y12/X06/F1;1;X27Y12/C6;X27Y12/C6/X06;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9271 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F1;;1;X27Y10/S210;X27Y10/S210/F1;1;X27Y12/X08;X27Y12/X08/S212;1;X27Y12/B6;X27Y12/B6/X08;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": "X27Y10/COUT0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9268 ] ,
          "attributes": {
            "ROUTING": "X27Y10/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": "X27Y10/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F0;;1;X28Y12/EW20;X28Y12/EW20/F0;1;X27Y12/D4;X27Y12/D4/W121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9263 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F2;;1;X27Y10/D6;X27Y10/D6/F2;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9262 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F6;;1;X27Y10/S260;X27Y10/S260/F6;1;X27Y12/X05;X27Y12/X05/S262;1;X27Y12/C4;X27Y12/C4/X05;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9260 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F2;;1;X27Y13/N100;X27Y13/N100/F2;1;X27Y12/B4;X27Y12/B4/N101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9259 ] ,
          "attributes": {
            "ROUTING": "X27Y13/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9257 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F4;;1;X25Y13/S130;X25Y13/S130/F4;1;X25Y14/C7;X25Y14/C7/S131;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9255 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F0;;1;X27Y10/SN20;X27Y10/SN20/F0;1;X27Y11/W220;X27Y11/W220/S121;1;X25Y11/S220;X25Y11/S220/W222;1;X25Y13/D0;X25Y13/D0/S222;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9254 ] ,
          "attributes": {
            "ROUTING": "X27Y17/SN20;X27Y17/SN20/F4;1;X27Y16/W220;X27Y16/W220/N121;1;X25Y16/W230;X25Y16/W230/W222;1;X24Y16/N230;X24Y16/N230/W231;1;X24Y14/B3;X24Y14/B3/N232;1;X27Y9/S100;X27Y9/S100/N828;1;X27Y10/W240;X27Y10/W240/S101;1;X25Y10/W240;X25Y10/W240/W242;1;X24Y10/X07;X24Y10/X07/W241;1;X24Y10/B0;X24Y10/B0/X07;1;X27Y17/F4;;1;X27Y17/N820;X27Y17/N820/F4;1;X27Y13/W240;X27Y13/W240/N824;1;X25Y13/C0;X25Y13/C0/W242;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9252 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F0;;1;X25Y13/E100;X25Y13/E100/F0;1;X25Y13/S220;X25Y13/S220/E100;1;X25Y13/C4;X25Y13/C4/S220;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9250 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F7;;1;X25Y13/X04;X25Y13/X04/F7;1;X25Y13/D4;X25Y13/D4/X04;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9248 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F0;;1;X27Y13/W200;X27Y13/W200/F0;1;X25Y13/X01;X25Y13/X01/W202;1;X25Y13/B4;X25Y13/B4/X01;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9247 ] ,
          "attributes": {
            "ROUTING": "X27Y13/CIN0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9245 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F1;;1;X27Y13/E100;X27Y13/E100/F1;1;X27Y13/N220;X27Y13/N220/E100;1;X27Y12/D1;X27Y12/D1/N221;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9244 ] ,
          "attributes": {
            "ROUTING": "X27Y13/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X27Y13/COUT0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_28_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9241 ] ,
          "attributes": {
            "ROUTING": "X27Y17/COUT4;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9239 ] ,
          "attributes": {
            "ROUTING": "X28Y17/CIN0;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": "X28Y17/COUT1;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9236 ] ,
          "attributes": {
            "ROUTING": "X28Y17/COUT0;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9234 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F3;;1;X24Y10/EW20;X24Y10/EW20/F3;1;X25Y10/C7;X25Y10/C7/E121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9233 ] ,
          "attributes": {
            "ROUTING": "X28Y17/N210;X28Y17/N210/F1;1;X28Y15/N810;X28Y15/N810/N212;1;X28Y11/W220;X28Y11/W220/N814;1;X27Y11/N220;X27Y11/N220/W221;1;X27Y10/C7;X27Y10/C7/N221;1;X24Y9/S250;X24Y9/S250/S130;1;X24Y10/X04;X24Y10/X04/S251;1;X24Y10/B3;X24Y10/B3/X04;1;X28Y17/F1;;1;X28Y17/W810;X28Y17/W810/F1;1;X24Y17/N810;X24Y17/N810/W814;1;X24Y9/S130;X24Y9/S130/N818;1;X24Y10/E230;X24Y10/E230/S131;1;X25Y10/B7;X25Y10/B7/E231;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9230 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F2;;1;X24Y10/N130;X24Y10/N130/F2;1;X24Y10/C6;X24Y10/C6/N130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9229 ] ,
          "attributes": {
            "ROUTING": "X24Y10/X03;X24Y10/X03/S261;1;X24Y10/B2;X24Y10/B2/X03;1;X27Y9/W230;X27Y9/W230/N808;1;X25Y9/W260;X25Y9/W260/W232;1;X24Y9/S260;X24Y9/S260/W261;1;X24Y10/X05;X24Y10/X05/S261;1;X24Y10/B6;X24Y10/B6/X05;1;X28Y17/F0;;1;X28Y17/W100;X28Y17/W100/F0;1;X27Y17/N800;X27Y17/N800/W101;1;X27Y9/S200;X27Y9/S200/N808;1;X27Y10/C6;X27Y10/C6/S201;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9227 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9225 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_26_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9224 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9222 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F1;;1;X24Y10/E100;X24Y10/E100/F1;1;X25Y10/E240;X25Y10/E240/E101;1;X26Y10/C6;X26Y10/C6/E241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9221 ] ,
          "attributes": {
            "ROUTING": "X26Y10/W250;X26Y10/W250/S251;1;X24Y10/W250;X24Y10/W250/W252;1;X24Y10/B1;X24Y10/B1/W250;1;X27Y17/SN10;X27Y17/SN10/F5;1;X27Y16/N210;X27Y16/N210/N111;1;X27Y14/N240;X27Y14/N240/N212;1;X27Y12/C1;X27Y12/C1/N242;1;X27Y17/F5;;1;X27Y17/N830;X27Y17/N830/F5;1;X27Y9/W250;X27Y9/W250/N838;1;X26Y9/S250;X26Y9/S250/W251;1;X26Y10/B6;X26Y10/B6/S251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9218 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F0;;1;X29Y12/N200;X29Y12/N200/F0;1;X29Y10/D0;X29Y10/D0/N202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9217 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F6;;1;X26Y10/E130;X26Y10/E130/F6;1;X27Y10/E230;X27Y10/E230/E131;1;X29Y10/B0;X29Y10/B0/E232;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9215 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F0;;1;X29Y10/XD0;X29Y10/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9213 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F2;;1;X30Y10/D0;X30Y10/D0/F2;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9212 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F6;;1;X28Y10/EW20;X28Y10/EW20/F6;1;X29Y10/E260;X29Y10/E260/E121;1;X30Y10/C0;X30Y10/C0/E261;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9211 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F6;;1;X29Y10/E130;X29Y10/E130/F6;1;X30Y10/B0;X30Y10/B0/E131;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9209 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F0;;1;X30Y10/XD0;X30Y10/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9207 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F7;;1;X29Y10/W100;X29Y10/W100/F7;1;X29Y10/D1;X29Y10/D1/W100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9206 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F6;;1;X26Y11/N100;X26Y11/N100/F6;1;X26Y10/E240;X26Y10/E240/N101;1;X28Y10/E240;X28Y10/E240/E242;1;X29Y10/C1;X29Y10/C1/E241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9205 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F7;;1;X25Y10/E820;X25Y10/E820/F7;1;X29Y10/S240;X29Y10/S240/E824;1;X29Y10/B1;X29Y10/B1/S240;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F7;;1;X25Y11/E820;X25Y11/E820/F7;1;X29Y11/N270;X29Y11/N270/E824;1;X29Y10/A1;X29Y10/A1/N271;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9202 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F1;;1;X29Y10/XD1;X29Y10/XD1/F1;1"
          }
        },
        "u_core.result_s1_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9199 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F2;;1;X29Y10/XD2;X29Y10/XD2/F2;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9195 ] ,
          "attributes": {
            "ROUTING": "X26Y11/C6;X26Y11/C6/N201;1;X26Y14/S130;X26Y14/S130/F4;1;X26Y14/N250;X26Y14/N250/S130;1;X26Y12/N200;X26Y12/N200/N252;1;X26Y11/C4;X26Y11/C4/N201;1;X24Y14/W250;X24Y14/W250/W242;1;X23Y14/A0;X23Y14/A0/W251;1;X26Y14/F4;;1;X26Y14/W240;X26Y14/W240/F4;1;X24Y14/X07;X24Y14/X07/W242;1;X24Y14/B0;X24Y14/B0/X07;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9191 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F7;;1;X28Y11/N100;X28Y11/N100/F7;1;X28Y10/W240;X28Y10/W240/N101;1;X26Y10/S240;X26Y10/S240/W242;1;X26Y11/D4;X26Y11/D4/S241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F2;;1;X26Y11/N130;X26Y11/N130/F2;1;X26Y11/N240;X26Y11/N240/N130;1;X26Y11/B4;X26Y11/B4/N240;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9183 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F6;;1;X25Y11/X03;X25Y11/X03/F6;1;X25Y11/D1;X25Y11/D1/X03;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9181 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F3;;1;X28Y11/W130;X28Y11/W130/F3;1;X27Y11/W230;X27Y11/W230/W131;1;X25Y11/X02;X25Y11/X02/W232;1;X25Y11/C1;X25Y11/C1/X02;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9179 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F5;;1;X24Y11/E250;X24Y11/E250/F5;1;X25Y11/A1;X25Y11/A1/E251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9174 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F1;;1;X28Y11/E100;X28Y11/E100/F1;1;X29Y11/D2;X29Y11/D2/E101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X29Y11/X08;X29Y11/X08/N231;1;X29Y11/C6;X29Y11/C6/X08;1;X26Y12/F2;;1;X26Y12/E130;X26Y12/E130/F2;1;X27Y12/E230;X27Y12/E230/E131;1;X29Y12/N230;X29Y12/N230/E232;1;X29Y11/B2;X29Y11/B2/N231;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 9170 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F6;;1;X28Y12/EW10;X28Y12/EW10/F6;1;X27Y12/W250;X27Y12/W250/W111;1;X26Y12/A2;X26Y12/A2/W251;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9168 ] ,
          "attributes": {
            "ROUTING": "X24Y11/B5;X24Y11/B5/X08;1;X26Y12/F1;;1;X26Y12/N130;X26Y12/N130/F1;1;X26Y11/W270;X26Y11/W270/N131;1;X24Y11/X08;X24Y11/X08/W272;1;X24Y11/C6;X24Y11/C6/X08;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 9167 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F6;;1;X26Y12/X03;X26Y12/X03/F6;1;X26Y12/A1;X26Y12/A1/X03;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9166 ] ,
          "attributes": {
            "ROUTING": "X26Y12/COUT1;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9164 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F7;;1;X26Y12/A0;X26Y12/A0/F7;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9163 ] ,
          "attributes": {
            "ROUTING": "X26Y12/COUT0;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9161 ] ,
          "attributes": {
            "ROUTING": "X26Y12/SN20;X26Y12/SN20/F0;1;X26Y11/C2;X26Y11/C2/N121;1;X26Y12/F0;;1;X26Y12/S100;X26Y12/S100/F0;1;X26Y12/N210;X26Y12/N210/S100;1;X26Y11/B3;X26Y11/B3/N211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9158 ] ,
          "attributes": {
            "ROUTING": "X25Y11/X06;X25Y11/X06/N212;1;X25Y11/D3;X25Y11/D3/X06;1;X25Y14/SN10;X25Y14/SN10/F3;1;X25Y13/N210;X25Y13/N210/N111;1;X25Y11/N240;X25Y11/N240/N212;1;X25Y10/D7;X25Y10/D7/N241;1;X25Y14/F3;;1;X25Y14/N100;X25Y14/N100/F3;1;X25Y14/C4;X25Y14/C4/N100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9155 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F0;;1;X25Y10/S100;X25Y10/S100/F0;1;X25Y11/C3;X25Y11/C3/S101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9152 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F3;;1;X29Y10/W130;X29Y10/W130/F3;1;X29Y10/D2;X29Y10/D2/W130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9150 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F5;;1;X27Y11/E130;X27Y11/E130/F5;1;X27Y11/C3;X27Y11/C3/E130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9149 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F3;;1;X27Y11/SN20;X27Y11/SN20/F3;1;X27Y10/E260;X27Y10/E260/N121;1;X29Y10/C2;X29Y10/C2/E262;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9147 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F2;;1;X29Y12/N220;X29Y12/N220/F2;1;X29Y10/X03;X29Y10/X03/N222;1;X29Y10/B2;X29Y10/B2/X03;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F6;;1;X27Y11/W130;X27Y11/W130/F6;1;X27Y11/D2;X27Y11/D2/W130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9142 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F5;;1;X26Y11/E130;X26Y11/E130/F5;1;X27Y11/B2;X27Y11/B2/E131;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9140 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F7;;1;X26Y11/EW20;X26Y11/EW20/F7;1;X27Y11/C2;X27Y11/C2/E121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9137 ] ,
          "attributes": {
            "ROUTING": "X25Y12/N100;X25Y12/N100/F5;1;X25Y11/E240;X25Y11/E240/N101;1;X26Y11/C5;X26Y11/C5/E241;1;X25Y12/F5;;1;X25Y12/E130;X25Y12/E130/F5;1;X26Y12/N270;X26Y12/N270/E131;1;X26Y11/B7;X26Y11/B7/N271;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 9135 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F2;;1;X27Y12/W220;X27Y12/W220/F2;1;X25Y12/X05;X25Y12/X05/W222;1;X25Y12/A5;X25Y12/A5/X05;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9134 ] ,
          "attributes": {
            "ROUTING": "X26Y12/CIN0;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9132 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F3;;1;X27Y12/W230;X27Y12/W230/F3;1;X25Y12/X06;X25Y12/X06/W232;1;X25Y12/A4;X25Y12/A4/X06;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9131 ] ,
          "attributes": {
            "ROUTING": "X25Y12/COUT4;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9130 ] ,
          "attributes": {
            "ROUTING": "X25Y12/COUT3;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9128 ] ,
          "attributes": {
            "ROUTING": "X27Y12/B7;X27Y12/B7/E240;1;X25Y12/F4;;1;X25Y12/E240;X25Y12/E240/F4;1;X27Y12/E240;X27Y12/E240/E242;1;X29Y12/C2;X29Y12/C2/E242;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 9127 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F7;;1;X27Y12/SN10;X27Y12/SN10/F7;1;X27Y11/A3;X27Y11/A3/N111;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9125 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F3;;1;X24Y11/E100;X24Y11/E100/F3;1;X25Y11/E200;X25Y11/E200/E101;1;X27Y11/D3;X27Y11/D3/E202;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9123 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F4;;1;X24Y10/SN20;X24Y10/SN20/F4;1;X24Y11/D3;X24Y11/D3/S121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9122 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9120 ] ,
          "attributes": {
            "ROUTING": "X25Y10/CIN0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9119 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9117 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F5;;1;X24Y10/S100;X24Y10/S100/F5;1;X24Y11/C2;X24Y11/C2/S101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9115 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F2;;1;X27Y11/E100;X27Y11/E100/F2;1;X28Y11/D0;X28Y11/D0/E101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9114 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F2;;1;X24Y11/E810;X24Y11/E810/F2;1;X28Y11/N220;X28Y11/N220/E814;1;X28Y11/C0;X28Y11/C0/N220;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9112 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F0;;1;X28Y11/XD0;X28Y11/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9110 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F5;;1;X29Y11/W830;X29Y11/W830/F5;1;X25Y11/S260;X25Y11/S260/W834;1;X25Y11/D0;X25Y11/D0/S260;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9109 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F4;;1;X26Y11/W100;X26Y11/W100/F4;1;X25Y11/C0;X25Y11/C0/W101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9108 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F3;;1;X25Y11/B0;X25Y11/B0/F3;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9107 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F3;;1;X26Y11/S130;X26Y11/S130/F3;1;X26Y11/W250;X26Y11/W250/S130;1;X25Y11/A0;X25Y11/A0/W251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9105 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F0;;1;X25Y11/XD0;X25Y11/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F2;;1;X28Y12/W810;X28Y12/W810/F2;1;X20Y12/E220;X20Y12/E220/W818;1;X22Y12/N220;X22Y12/N220/E222;1;X22Y11/D0;X22Y11/D0/N221;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9101 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F1;;1;X25Y11/W210;X25Y11/W210/F1;1;X23Y11/W240;X23Y11/W240/W212;1;X22Y11/C0;X22Y11/C0/W241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9100 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F6;;1;X24Y11/W260;X24Y11/W260/F6;1;X22Y11/X07;X22Y11/X07/W262;1;X22Y11/B0;X22Y11/B0/X07;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9098 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F0;;1;X22Y11/XD0;X22Y11/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9095 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F7;;1;X29Y11/S270;X29Y11/S270/F7;1;X29Y11/D3;X29Y11/D3/S270;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F2;;1;X29Y11/E130;X29Y11/E130/F2;1;X29Y11/C3;X29Y11/C3/E130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9093 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F6;;1;X29Y11/S130;X29Y11/S130/F6;1;X29Y11/B3;X29Y11/B3/S130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT[35]": {
          "hide_name": 0,
          "bits": [ 9091 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:168.6-172.5|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT[34]": {
          "hide_name": 0,
          "bits": [ 9090 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:168.6-172.5|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT[33]": {
          "hide_name": 0,
          "bits": [ 9089 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:168.6-172.5|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT[32]": {
          "hide_name": 0,
          "bits": [ 9088 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:168.6-172.5|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT[31]": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:168.6-172.5|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT[30]": {
          "hide_name": 0,
          "bits": [ 9086 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:168.6-172.5|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[29]": {
          "hide_name": 0,
          "bits": [ 9085 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[28]": {
          "hide_name": 0,
          "bits": [ 9084 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[27]": {
          "hide_name": 0,
          "bits": [ 9083 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[26]": {
          "hide_name": 0,
          "bits": [ 9082 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[25]": {
          "hide_name": 0,
          "bits": [ 9081 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[24]": {
          "hide_name": 0,
          "bits": [ 9080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[23]": {
          "hide_name": 0,
          "bits": [ 9079 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[22]": {
          "hide_name": 0,
          "bits": [ 9078 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[21]": {
          "hide_name": 0,
          "bits": [ 9077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[20]": {
          "hide_name": 0,
          "bits": [ 9076 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[19]": {
          "hide_name": 0,
          "bits": [ 9075 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[18]": {
          "hide_name": 0,
          "bits": [ 9074 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[17]": {
          "hide_name": 0,
          "bits": [ 9073 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[16]": {
          "hide_name": 0,
          "bits": [ 9072 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[15]": {
          "hide_name": 0,
          "bits": [ 9071 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0_MULT18X18_DOUT_DOUT_1[14]": {
          "hide_name": 0,
          "bits": [ 9070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[7]": {
          "hide_name": 0,
          "bits": [ 9069 ] ,
          "attributes": {
            "ROUTING": "X29Y18/Q0;;1;X29Y18/SN10;X29Y18/SN10/Q0;1;X29Y17/W250;X29Y17/W250/N111;1;X28Y17/A2;X28Y17/A2/W251;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[6]": {
          "hide_name": 0,
          "bits": [ 9067 ] ,
          "attributes": {
            "ROUTING": "X29Y18/F0;;1;X29Y18/N130;X29Y18/N130/F0;1;X29Y17/W270;X29Y17/W270/N131;1;X28Y17/A1;X28Y17/A1/W271;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[5]": {
          "hide_name": 0,
          "bits": [ 9065 ] ,
          "attributes": {
            "ROUTING": "X28Y18/Q3;;1;X28Y18/SN10;X28Y18/SN10/Q3;1;X28Y17/A0;X28Y17/A0/N111;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[4]": {
          "hide_name": 0,
          "bits": [ 9063 ] ,
          "attributes": {
            "ROUTING": "X28Y18/F2;;1;X28Y18/N130;X28Y18/N130/F2;1;X28Y17/W270;X28Y17/W270/N131;1;X27Y17/A5;X27Y17/A5/W271;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[3]": {
          "hide_name": 0,
          "bits": [ 9061 ] ,
          "attributes": {
            "ROUTING": "X28Y18/Q2;;1;X28Y18/SN20;X28Y18/SN20/Q2;1;X28Y17/W220;X28Y17/W220/N121;1;X27Y17/X05;X27Y17/X05/W221;1;X27Y17/A4;X27Y17/A4/X05;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[2]": {
          "hide_name": 0,
          "bits": [ 9059 ] ,
          "attributes": {
            "ROUTING": "X28Y18/F1;;1;X28Y18/W130;X28Y18/W130/F1;1;X27Y18/N270;X27Y18/N270/W131;1;X27Y17/A3;X27Y17/A3/N271;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[1]": {
          "hide_name": 0,
          "bits": [ 9057 ] ,
          "attributes": {
            "ROUTING": "X28Y18/Q0;;1;X28Y18/N100;X28Y18/N100/Q0;1;X28Y17/W240;X28Y17/W240/N101;1;X27Y17/X07;X27Y17/X07/W241;1;X27Y17/A2;X27Y17/A2/X07;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[0]": {
          "hide_name": 0,
          "bits": [ 9055 ] ,
          "attributes": {
            "ROUTING": "X28Y18/F0;;1;X28Y18/EW10;X28Y18/EW10/F0;1;X27Y18/N250;X27Y18/N250/W111;1;X27Y17/A1;X27Y17/A1/N251;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[11]": {
          "hide_name": 0,
          "bits": [ 9052 ] ,
          "attributes": {
            "ROUTING": "X29Y18/Q3;;1;X29Y18/N100;X29Y18/N100/Q3;1;X29Y17/N200;X29Y17/N200/N101;1;X29Y17/A0;X29Y17/A0/N200;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9049 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F5;;1;X28Y11/X08;X28Y11/X08/F5;1;X28Y11/D3;X28Y11/D3/X08;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9047 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F6;;1;X28Y11/C3;X28Y11/C3/F6;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9045 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F1;;1;X28Y10/S210;X28Y10/S210/F1;1;X28Y11/B3;X28Y11/B3/S211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9042 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F1;;1;X26Y11/X02;X26Y11/X02/F1;1;X26Y11/D7;X26Y11/D7/X02;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9040 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F7;;1;X26Y13/N100;X26Y13/N100/F7;1;X26Y12/N240;X26Y12/N240/N101;1;X26Y11/C1;X26Y11/C1/N241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9038 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F4;;1;X27Y11/EW20;X27Y11/EW20/F4;1;X26Y11/D1;X26Y11/D1/W121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9036 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F4;;1;X27Y13/S130;X27Y13/S130/F4;1;X27Y13/D6;X27Y13/D6/S130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": "X24Y10/X08;X24Y10/X08/S211;1;X24Y10/B4;X24Y10/B4/X08;1;X28Y13/W220;X28Y13/W220/N814;1;X27Y13/X05;X27Y13/X05/W221;1;X27Y13/C6;X27Y13/C6/X05;1;X28Y17/F2;;1;X28Y17/N810;X28Y17/N810/F2;1;X28Y9/W810;X28Y9/W810/N818;1;X24Y9/S210;X24Y9/S210/W814;1;X24Y11/B3;X24Y11/B3/S212;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9033 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F6;;1;X27Y13/SN10;X27Y13/SN10/F6;1;X27Y12/N250;X27Y12/N250/N111;1;X27Y11/X06;X27Y11/X06/N251;1;X27Y11/C5;X27Y11/C5/X06;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9031 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F1;;1;X27Y11/X02;X27Y11/X02/F1;1;X27Y11/D5;X27Y11/D5/X02;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9029 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F4;;1;X27Y10/E100;X27Y10/E100/F4;1;X27Y10/S220;X27Y10/S220/E100;1;X27Y11/X01;X27Y11/X01/S221;1;X27Y11/B5;X27Y11/B5/X01;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9028 ] ,
          "attributes": {
            "ROUTING": "X27Y10/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9026 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F5;;1;X27Y10/SN10;X27Y10/SN10/F5;1;X27Y11/W210;X27Y11/W210/S111;1;X26Y11/B1;X26Y11/B1/W211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X27Y10/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9023 ] ,
          "attributes": {
            "ROUTING": "X28Y10/COUT0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X28Y10/CIN0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[20]": {
          "hide_name": 0,
          "bits": [ 9019 ] ,
          "attributes": {
            "ROUTING": "X30Y14/F3;;1;X30Y14/W230;X30Y14/W230/F3;1;X28Y14/S230;X28Y14/S230/W232;1;X28Y16/S260;X28Y16/S260/S232;1;X28Y18/X03;X28Y18/X03/S262;1;X28Y18/A1;X28Y18/A1/X03;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[19]": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": "X29Y16/F1;;1;X29Y16/W130;X29Y16/W130/F1;1;X28Y16/S230;X28Y16/S230/W131;1;X28Y18/B0;X28Y18/B0/S232;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[24]": {
          "hide_name": 0,
          "bits": [ 9015 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F5;;1;X30Y12/S830;X30Y12/S830/F5;1;X30Y20/N250;X30Y20/N250/S838;1;X30Y18/W250;X30Y18/W250/N252;1;X29Y18/A0;X29Y18/A0/W251;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[25]": {
          "hide_name": 0,
          "bits": [ 9012 ] ,
          "attributes": {
            "ROUTING": "X28Y14/F6;;1;X28Y14/E130;X28Y14/E130/F6;1;X29Y14/S270;X29Y14/S270/E131;1;X29Y16/S220;X29Y16/S220/S272;1;X29Y18/X05;X29Y18/X05/S222;1;X29Y18/B0;X29Y18/B0/X05;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[28]": {
          "hide_name": 0,
          "bits": [ 9009 ] ,
          "attributes": {
            "ROUTING": "X31Y14/F2;;1;X31Y14/W220;X31Y14/W220/F2;1;X29Y14/S220;X29Y14/S220/W222;1;X29Y16/S230;X29Y16/S230/S222;1;X29Y18/X02;X29Y18/X02/S232;1;X29Y18/A2;X29Y18/A2/X02;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[21]": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": "X31Y12/F0;;1;X31Y12/EW20;X31Y12/EW20/F0;1;X30Y12/S820;X30Y12/S820/W121;1;X30Y16/W270;X30Y16/W270/S824;1;X28Y16/S270;X28Y16/S270/W272;1;X28Y18/X04;X28Y18/X04/S272;1;X28Y18/B1;X28Y18/B1/X04;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[30]": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": "X29Y16/F0;;1;X29Y16/EW10;X29Y16/EW10/F0;1;X30Y16/S210;X30Y16/S210/E111;1;X30Y18/B0;X30Y18/B0/S212;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[27]": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": "X30Y14/F1;;1;X30Y14/EW20;X30Y14/EW20/F1;1;X29Y14/S260;X29Y14/S260/W121;1;X29Y16/S270;X29Y16/S270/S262;1;X29Y18/X04;X29Y18/X04/S272;1;X29Y18/B1;X29Y18/B1/X04;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[26]": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": "X31Y10/F4;;1;X31Y10/S820;X31Y10/S820/F4;1;X31Y18/W270;X31Y18/W270/S828;1;X29Y18/A1;X29Y18/A1/W272;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[29]": {
          "hide_name": 0,
          "bits": [ 8987 ] ,
          "attributes": {
            "ROUTING": "X30Y15/F5;;1;X30Y15/EW20;X30Y15/EW20/F5;1;X29Y15/S220;X29Y15/S220/W121;1;X29Y17/S230;X29Y17/S230/S222;1;X29Y18/B2;X29Y18/B2/S231;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[23]": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": "X29Y15/F3;;1;X29Y15/EW10;X29Y15/EW10/F3;1;X28Y15/S210;X28Y15/S210/W111;1;X28Y17/S210;X28Y17/S210/S212;1;X28Y18/B2;X28Y18/B2/S211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[22]": {
          "hide_name": 0,
          "bits": [ 8983 ] ,
          "attributes": {
            "ROUTING": "X29Y14/F1;;1;X29Y14/S810;X29Y14/S810/F1;1;X29Y18/W220;X29Y18/W220/S814;1;X28Y18/X05;X28Y18/X05/W221;1;X28Y18/A2;X28Y18/A2/X05;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[18]": {
          "hide_name": 0,
          "bits": [ 8979 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F7;;1;X30Y11/S820;X30Y11/S820/F7;1;X30Y19/W270;X30Y19/W270/S828;1;X28Y19/N270;X28Y19/N270/W272;1;X28Y18/A0;X28Y18/A0/N271;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[31]": {
          "hide_name": 0,
          "bits": [ 8975 ] ,
          "attributes": {
            "ROUTING": "X30Y18/X08;X30Y18/X08/S232;1;X30Y18/D0;X30Y18/D0/X08;1;X30Y18/A1;X30Y18/A1/X02;1;X30Y18/C1;X30Y18/C1/X02;1;X30Y18/X02;X30Y18/X02/S232;1;X30Y18/C0;X30Y18/C0/X02;1;X28Y16/F3;;1;X28Y16/E230;X28Y16/E230/F3;1;X30Y16/S230;X30Y16/S230/E232;1;X30Y18/B1;X30Y18/B1/S232;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8973 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F0;;1;X28Y10/D7;X28Y10/D7/F0;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8972 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F7;;1;X28Y10/S130;X28Y10/S130/F7;1;X28Y11/C7;X28Y11/C7/S131;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8970 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F4;;1;X28Y11/S130;X28Y11/S130/F4;1;X28Y11/D7;X28Y11/D7/S130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8968 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F0;;1;X28Y13/N200;X28Y13/N200/F0;1;X28Y11/X05;X28Y11/X05/N202;1;X28Y11/B7;X28Y11/B7/X05;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F5;;1;X27Y13/EW20;X27Y13/EW20/F5;1;X26Y13/D7;X26Y13/D7/W121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8965 ] ,
          "attributes": {
            "ROUTING": "X28Y13/CIN0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": "X27Y13/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8962 ] ,
          "attributes": {
            "ROUTING": "X28Y9/N100;X28Y9/N100/N808;1;X28Y8/W240;X28Y8/W240/N101;1;X26Y8/W250;X26Y8/W250/W242;1;X24Y8/S250;X24Y8/S250/W252;1;X24Y10/B5;X24Y10/B5/S252;1;X24Y9/S230;X24Y9/S230/W804;1;X24Y11/B2;X24Y11/B2/S232;1;X28Y17/F3;;1;X28Y17/N800;X28Y17/N800/F3;1;X28Y9/W800;X28Y9/W800/N808;1;X26Y13/X05;X26Y13/X05/W202;1;X28Y13/W200;X28Y13/W200/N804;1;X26Y13/C7;X26Y13/C7/X05;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[8]": {
          "hide_name": 0,
          "bits": [ 8960 ] ,
          "attributes": {
            "ROUTING": "X29Y18/F1;;1;X29Y18/EW10;X29Y18/EW10/F1;1;X28Y18/N250;X28Y18/N250/W111;1;X28Y17/A3;X28Y17/A3/N251;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_25_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": "X28Y17/COUT2;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8956 ] ,
          "attributes": {
            "ROUTING": "X25Y11/S250;X25Y11/S250/S242;1;X25Y11/B3;X25Y11/B3/S250;1;X28Y8/S220;X28Y8/S220/N818;1;X28Y10/C7;X28Y10/C7/S222;1;X28Y17/SN10;X28Y17/SN10/F4;1;X28Y16/N810;X28Y16/N810/N111;1;X28Y17/F4;;1;X28Y17/N820;X28Y17/N820/F4;1;X28Y9/W240;X28Y9/W240/N828;1;X26Y9/W240;X26Y9/W240/W242;1;X25Y9/S240;X25Y9/S240/W241;1;X25Y10/X05;X25Y10/X05/S241;1;X25Y10/B0;X25Y10/B0/X05;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[9]": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X29Y18/Q2;;1;X29Y18/W130;X29Y18/W130/Q2;1;X28Y18/N230;X28Y18/N230/W131;1;X28Y17/A4;X28Y17/A4/N231;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8952 ] ,
          "attributes": {
            "ROUTING": "X28Y17/COUT3;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[10]": {
          "hide_name": 0,
          "bits": [ 8950 ] ,
          "attributes": {
            "ROUTING": "X29Y18/F2;;1;X29Y18/W100;X29Y18/W100/F2;1;X28Y18/N200;X28Y18/N200/W101;1;X28Y17/X07;X28Y17/X07/N201;1;X28Y17/A5;X28Y17/A5/X07;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X29Y17/CIN0;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8947 ] ,
          "attributes": {
            "ROUTING": "X28Y17/COUT4;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F1;;1;X25Y10/SN20;X25Y10/SN20/F1;1;X25Y11/W260;X25Y11/W260/S121;1;X25Y11/D6;X25Y11/D6/W260;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8944 ] ,
          "attributes": {
            "ROUTING": "X28Y10/S200;X28Y10/S200/S101;1;X28Y11/C6;X28Y11/C6/S201;1;X28Y9/W250;X28Y9/W250/N838;1;X26Y9/W250;X26Y9/W250/W252;1;X25Y9/S250;X25Y9/S250/W251;1;X25Y11/B6;X25Y11/B6/S252;1;X28Y17/F5;;1;X28Y17/N830;X28Y17/N830/F5;1;X28Y9/S100;X28Y9/S100/N838;1;X28Y10/W200;X28Y10/W200/S101;1;X26Y10/W210;X26Y10/W210/W202;1;X25Y10/B1;X25Y10/B1/W211;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_21_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8942 ] ,
          "attributes": {
            "ROUTING": "X25Y10/COUT0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8940 ] ,
          "attributes": {
            "ROUTING": "X25Y10/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F2;;1;X25Y10/S220;X25Y10/S220/F2;1;X25Y11/X01;X25Y11/X01/S221;1;X25Y11/C2;X25Y11/C2/X01;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F3;;1;X29Y11/W800;X29Y11/W800/F3;1;X21Y11/E100;X21Y11/E100/W808;1;X22Y11/D1;X22Y11/D1/E101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8935 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F2;;1;X25Y11/W100;X25Y11/W100/F2;1;X24Y11/W240;X24Y11/W240/W101;1;X22Y11/C1;X22Y11/C1/W242;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F1;;1;X22Y11/XD1;X22Y11/XD1/F1;1"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 8919 ] ,
          "attributes": {
            "ROUTING": "X26Y11/E250;X26Y11/E250/S251;1;X27Y11/A2;X27Y11/A2/E251;1;X25Y14/X04;X25Y14/X04/E272;1;X25Y14/C0;X25Y14/C0/X04;1;X22Y14/EW10;X22Y14/EW10/F5;1;X23Y14/N210;X23Y14/N210/E111;1;X23Y12/A6;X23Y12/A6/N212;1;X29Y12/A5;X29Y12/A5/E251;1;X29Y10/S270;X29Y10/S270/W271;1;X29Y11/A3;X29Y11/A3/S271;1;X26Y11/A6;X26Y11/A6/X06;1;X22Y14/E130;X22Y14/E130/F5;1;X23Y14/E270;X23Y14/E270/E131;1;X25Y14/A1;X25Y14/A1/E272;1;X23Y13/A1;X23Y13/A1/E251;1;X22Y13/A0;X22Y13/A0/N251;1;X32Y10/W260;X32Y10/W260/E838;1;X30Y10/W270;X30Y10/W270/W262;1;X29Y10/A2;X29Y10/A2/W271;1;X24Y10/E250;X24Y10/E250/E252;1;X26Y10/S250;X26Y10/S250/E252;1;X26Y11/X06;X26Y11/X06/S251;1;X26Y11/A4;X26Y11/A4/X06;1;X22Y10/E250;X22Y10/E250/N252;1;X24Y10/E830;X24Y10/E830/E252;1;X32Y10/W250;X32Y10/W250/E838;1;X30Y10/A0;X30Y10/A0/W252;1;X24Y13/E830;X24Y13/E830/E252;1;X28Y13/N250;X28Y13/N250/E834;1;X28Y12/E250;X28Y12/E250/N251;1;X29Y12/A0;X29Y12/A0/E251;1;X22Y13/E250;X22Y13/E250/N251;1;X24Y13/A5;X24Y13/A5/E252;1;X22Y14/F5;;1;X22Y14/N250;X22Y14/N250/F5;1;X22Y12/N250;X22Y12/N250/N252;1;X22Y11/A0;X22Y11/A0/N251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X25Y10/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8914 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F3;;1;X25Y10/N130;X25Y10/N130/F3;1;X25Y10/C6;X25Y10/C6/N130;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8912 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F5;;1;X29Y12/SN10;X29Y12/SN10/F5;1;X29Y11/W810;X29Y11/W810/N111;1;X21Y11/N220;X21Y11/N220/W818;1;X21Y10/E220;X21Y10/E220/N221;1;X22Y10/D0;X22Y10/D0/E221;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8911 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F6;;1;X25Y10/W260;X25Y10/W260/F6;1;X23Y10/W260;X23Y10/W260/W262;1;X22Y10/C0;X22Y10/C0/W261;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8909 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F0;;1;X22Y10/XD0;X22Y10/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_I1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8904 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F4;;1;X28Y12/E100;X28Y12/E100/F4;1;X29Y12/D7;X29Y12/D7/E101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8903 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F7;;1;X29Y12/N100;X29Y12/N100/F7;1;X29Y12/C5;X29Y12/C5/N100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8901 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F4;;1;X29Y12/S100;X29Y12/S100/F4;1;X29Y12/D5;X29Y12/D5/S100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 8899 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F3;;1;X29Y12/B5;X29Y12/B5/F3;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8896 ] ,
          "attributes": {
            "ROUTING": "X29Y12/X02;X29Y12/X02/E231;1;X29Y12/C3;X29Y12/C3/X02;1;X26Y12/F3;;1;X26Y12/E230;X26Y12/E230/F3;1;X28Y12/E230;X28Y12/E230/E232;1;X29Y12/B7;X29Y12/B7/E231;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8894 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F1;;1;X28Y12/W210;X28Y12/W210/F1;1;X26Y12/X02;X26Y12/X02/W212;1;X26Y12/A3;X26Y12/A3/X02;1"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8893 ] ,
          "attributes": {
            "ROUTING": "X26Y12/COUT2;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8891 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F6;;1;X25Y12/EW10;X25Y12/EW10/F6;1;X26Y12/A4;X26Y12/A4/E111;1"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8890 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": "X26Y12/COUT3;;1",
            "src": "/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8887 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F4;;1;X27Y14/N130;X27Y14/N130/F4;1;X27Y13/D7;X27Y13/D7/N131;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8872 ] ,
          "attributes": {
            "ROUTING": "X29Y12/D2;X29Y12/D2/X03;1;X24Y13/X03;X24Y13/X03/N242;1;X24Y13/D3;X24Y13/D3/X03;1;X29Y11/C2;X29Y11/C2/N261;1;X28Y15/EW20;X28Y15/EW20/F4;1;X27Y15/N220;X27Y15/N220/W121;1;X27Y13/C7;X27Y13/C7/N222;1;X23Y13/E260;X23Y13/E260/N261;1;X24Y13/C6;X24Y13/C6/E261;1;X26Y12/W260;X26Y12/W260/W262;1;X25Y12/S260;X25Y12/S260/W261;1;X25Y13/C3;X25Y13/C3/S261;1;X29Y12/X03;X29Y12/X03/E261;1;X29Y12/D1;X29Y12/D1/X03;1;X23Y13/N240;X23Y13/N240/W241;1;X23Y12/D5;X23Y12/D5/N241;1;X26Y11/D2;X26Y11/D2/X08;1;X24Y11/X07;X24Y11/X07/W242;1;X24Y11/D6;X24Y11/D6/X07;1;X29Y12/C7;X29Y12/C7/E261;1;X23Y12/C7;X23Y12/C7/W261;1;X26Y11/C7;X26Y11/C7/W242;1;X24Y14/N260;X24Y14/N260/W262;1;X24Y12/W260;X24Y12/W260/N262;1;X23Y12/C4;X23Y12/C4/W261;1;X23Y13/X07;X23Y13/X07/W241;1;X23Y13/D4;X23Y13/D4/X07;1;X24Y13/N250;X24Y13/N250/N242;1;X24Y11/X06;X24Y11/X06/N252;1;X24Y11/C5;X24Y11/C5/X06;1;X24Y13/W240;X24Y13/W240/N242;1;X23Y13/C3;X23Y13/C3/W241;1;X28Y11/W270;X28Y11/W270/N824;1;X26Y11/X08;X26Y11/X08/W272;1;X26Y11/D0;X26Y11/D0/X08;1;X29Y11/C1;X29Y11/C1/E241;1;X29Y12/N260;X29Y12/N260/E261;1;X29Y11/D6;X29Y11/D6/N261;1;X24Y14/W260;X24Y14/W260/W262;1;X23Y14/N260;X23Y14/N260/W261;1;X23Y13/D5;X23Y13/D5/N261;1;X26Y11/X07;X26Y11/X07/W242;1;X26Y11/D5;X26Y11/D5/X07;1;X28Y12/E260;X28Y12/E260/N262;1;X29Y12/C6;X29Y12/C6/E261;1;X28Y14/N260;X28Y14/N260/N121;1;X28Y12/W260;X28Y12/W260/N262;1;X27Y12/C7;X27Y12/C7/W261;1;X28Y11/E240;X28Y11/E240/N824;1;X29Y11/N240;X29Y11/N240/E241;1;X29Y10/D6;X29Y10/D6/N241;1;X28Y15/SN20;X28Y15/SN20/F4;1;X28Y14/W260;X28Y14/W260/N121;1;X26Y14/W260;X26Y14/W260/W262;1;X25Y14/SEL0;X25Y14/SEL0/W261;1;X26Y11/C3;X26Y11/C3/W242;1;X28Y15/W820;X28Y15/W820/F4;1;X24Y15/N240;X24Y15/N240/W824;1;X24Y14/D4;X24Y14/D4/N241;1;X28Y15/F4;;1;X28Y15/N820;X28Y15/N820/F4;1;X28Y11/W240;X28Y11/W240/N824;1;X26Y11/W240;X26Y11/W240/W242;1;X25Y11/C7;X25Y11/C7/W241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8870 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F4;;1;X26Y12/EW10;X26Y12/EW10/F4;1;X27Y12/S250;X27Y12/S250/E111;1;X27Y13/B7;X27Y13/B7/S251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X23Y12/A4;X23Y12/A4/X06;1;X27Y11/E250;X27Y11/E250/N834;1;X29Y11/A1;X29Y11/A1/E252;1;X25Y13/W250;X25Y13/W250/N252;1;X23Y13/A3;X23Y13/A3/W252;1;X27Y15/N210;X27Y15/N210/E111;1;X27Y13/N210;X27Y13/N210/N212;1;X27Y12/A7;X27Y12/A7/N211;1;X27Y15/N830;X27Y15/N830/E131;1;X27Y11/W250;X27Y11/W250/N834;1;X26Y11/A7;X26Y11/A7/W251;1;X25Y13/A3;X25Y13/A3/N252;1;X25Y12/W230;X25Y12/W230/N231;1;X23Y12/X06;X23Y12/X06/W232;1;X23Y12/A7;X23Y12/A7/X06;1;X26Y15/N800;X26Y15/N800/F3;1;X26Y11/E200;X26Y11/E200/N804;1;X26Y11/A3;X26Y11/A3/E200;1;X26Y15/EW10;X26Y15/EW10/F3;1;X29Y12/A6;X29Y12/A6/N231;1;X25Y15/N250;X25Y15/N250/W111;1;X27Y13/E230;X27Y13/E230/N232;1;X29Y13/N230;X29Y13/N230/E232;1;X29Y12/A7;X29Y12/A7/N231;1;X25Y15/N230;X25Y15/N230/W231;1;X25Y13/N230;X25Y13/N230/N232;1;X25Y11/A7;X25Y11/A7/N232;1;X29Y11/X07;X29Y11/X07/E262;1;X29Y11/A2;X29Y11/A2/X07;1;X26Y15/W230;X26Y15/W230/F3;1;X24Y15/N230;X24Y15/N230/W232;1;X24Y13/A6;X24Y13/A6/N232;1;X27Y13/N260;X27Y13/N260/N232;1;X27Y11/E260;X27Y11/E260/N262;1;X24Y12/N230;X24Y12/N230/W231;1;X24Y11/A5;X24Y11/A5/N231;1;X26Y15/F3;;1;X26Y15/E130;X26Y15/E130/F3;1;X27Y15/N230;X27Y15/N230/E131;1;X27Y13/A7;X27Y13/A7/N232;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8855 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F7;;1;X28Y12/X04;X28Y12/X04/F7;1;X28Y12/D4;X28Y12/D4/X04;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8851 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F3;;1;X28Y12/N100;X28Y12/N100/F3;1;X28Y12/C4;X28Y12/C4/N100;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8849 ] ,
          "attributes": {
            "ROUTING": "X25Y11/B2;X25Y11/B2/S232;1;X29Y17/W100;X29Y17/W100/F0;1;X28Y17/N200;X28Y17/N200/W101;1;X28Y15/N200;X28Y15/N200/N202;1;X28Y13/C7;X28Y13/C7/N202;1;X29Y17/F0;;1;X29Y17/W800;X29Y17/W800/F0;1;X25Y17/N800;X25Y17/N800/W804;1;X25Y9/S230;X25Y9/S230/N808;1;X25Y10/B2;X25Y10/B2/S231;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8834 ] ,
          "attributes": {
            "ROUTING": "X24Y16/F7;;5;X24Y0/E250;X24Y0/E250/N838;5;X26Y0/A6;X26Y0/A6/E252;5;X24Y16/E820;X24Y16/E820/F7;5;X28Y16/N820;X28Y16/N820/E824;5;X28Y8/N830;X28Y8/N830/N828;5;X28Y0/E250;X28Y0/E250/N838;5;X30Y0/A6;X30Y0/A6/E252;5;X24Y16/N820;X24Y16/N820/F7;5;X24Y8/N830;X24Y8/N830/N828;5;X24Y0/W250;X24Y0/W250/N838;5;X22Y0/A6;X22Y0/A6/W252;5;X24Y11/B7;X24Y11/B7/E211;5;X25Y10/E210;X25Y10/E210/LB11;5;X26Y10/B7;X26Y10/B7/E211;5;X22Y14/LBO0;X22Y14/LBO0/LT01;5;X23Y14/E210;X23Y14/E210/LB11;5;X24Y14/B5;X24Y14/B5/E211;5;X22Y13/LBO0;X22Y13/LBO0/LT01;5;X23Y13/E210;X23Y13/E210/LB11;5;X24Y13/X02;X24Y13/X02/E211;5;X24Y13/C2;X24Y13/C2/X02;5;X22Y0/LT02;X22Y0/LT02/A6;5;X22Y11/LBO0;X22Y11/LBO0/LT01;5;X23Y11/E210;X23Y11/E210/LB11;5;X24Y11/X02;X24Y11/X02/E211;5;X24Y11/C1;X24Y11/C1/X02;5;X27Y10/B7;X27Y10/B7/E211;5;X26Y12/E210;X26Y12/E210/LB11;5;X27Y12/B1;X27Y12/B1/E211;5;X26Y10/E210;X26Y10/E210/LB11;5;X27Y10/B6;X27Y10/B6/E211;5;X26Y13/W210;X26Y13/W210/LB11;5;X25Y13/B0;X25Y13/B0/W211;5;X26Y11/LBO0;X26Y11/LBO0/LT01;5;X27Y11/E210;X27Y11/E210/LB11;5;X28Y11/B6;X28Y11/B6/E211;5;X25Y13/E210;X25Y13/E210/LB11;5;X26Y13/B7;X26Y13/B7/E211;5;X26Y13/E210;X26Y13/E210/LB11;5;X27Y13/B6;X27Y13/B6/E211;5;X28Y14/X02;X28Y14/X02/E211;5;X28Y14/C0;X28Y14/C0/X02;5;X30Y14/C3;X30Y14/C3/X02;5;X29Y16/C1;X29Y16/C1/X02;5;X30Y12/C5;X30Y12/C5/X06;5;X30Y13/E210;X30Y13/E210/LB11;5;X31Y13/X06;X31Y13/X06/E211;5;X31Y13/C6;X31Y13/C6/X06;5;X27Y14/E210;X27Y14/E210/LB11;5;X28Y14/X06;X28Y14/X06/E211;5;X28Y14/C6;X28Y14/C6/X06;5;X26Y15/LBO0;X26Y15/LBO0/LT01;5;X27Y15/E210;X27Y15/E210/LB11;5;X28Y15/X06;X28Y15/X06/E211;5;X28Y15/C6;X28Y15/C6/X06;5;X30Y14/E210;X30Y14/E210/LB11;5;X31Y14/X02;X31Y14/X02/E211;5;X31Y14/C2;X31Y14/C2/X02;5;X31Y12/C5;X31Y12/C5/X06;5;X30Y12/C3;X30Y12/C3/X02;5;X29Y13/X06;X29Y13/X06/W211;5;X29Y13/C6;X29Y13/C6/X06;5;X30Y15/C4;X30Y15/C4/X06;5;X31Y12/X06;X31Y12/X06/E211;5;X31Y12/C6;X31Y12/C6/X06;5;X31Y10/C0;X31Y10/C0/X02;5;X31Y12/C2;X31Y12/C2/X02;5;X30Y11/W210;X30Y11/W210/LB11;5;X29Y11/X02;X29Y11/X02/W211;5;X29Y11/C0;X29Y11/C0/X02;5;X30Y12/C1;X30Y12/C1/X02;5;X31Y10/X02;X31Y10/X02/E211;5;X31Y10/C3;X31Y10/C3/X02;5;X30Y12/E210;X30Y12/E210/LB11;5;X31Y12/X02;X31Y12/X02/E211;5;X31Y12/C0;X31Y12/C0/X02;5;X30Y12/X02;X30Y12/X02/E211;5;X30Y12/C2;X30Y12/C2/X02;5;X30Y16/LBO0;X30Y16/LBO0/LT01;5;X30Y16/W210;X30Y16/W210/LB11;5;X29Y16/X02;X29Y16/X02/W211;5;X29Y16/C0;X29Y16/C0/X02;5;X30Y13/LBO0;X30Y13/LBO0/LT01;5;X30Y13/W210;X30Y13/W210/LB11;5;X29Y13/X02;X29Y13/X02/W211;5;X29Y13/C1;X29Y13/C1/X02;5;X29Y14/E210;X29Y14/E210/LB11;5;X30Y14/X02;X30Y14/X02/E211;5;X30Y14/C1;X30Y14/C1/X02;5;X30Y10/LBO0;X30Y10/LBO0/LT01;5;X30Y10/E210;X30Y10/E210/LB11;5;X31Y10/X06;X31Y10/X06/E211;5;X31Y10/C4;X31Y10/C4/X06;5;X29Y15/E210;X29Y15/E210/LB11;5;X30Y15/X06;X30Y15/X06/E211;5;X30Y15/C5;X30Y15/C5/X06;5;X30Y15/LBO0;X30Y15/LBO0/LT01;5;X30Y15/W210;X30Y15/W210/LB11;5;X29Y15/X02;X29Y15/X02/W211;5;X29Y15/C3;X29Y15/C3/X02;5;X30Y14/LBO0;X30Y14/LBO0/LT01;5;X30Y14/W210;X30Y14/W210/LB11;5;X29Y14/X02;X29Y14/X02/W211;5;X29Y14/C1;X29Y14/C1/X02;5;X31Y11/C0;X31Y11/C0/X02;5;X30Y12/LBO0;X30Y12/LBO0/LT01;5;X29Y12/E210;X29Y12/E210/LB11;5;X30Y12/X06;X30Y12/X06/E211;5;X30Y12/C6;X30Y12/C6/X06;5;X29Y11/E210;X29Y11/E210/LB11;5;X30Y11/X06;X30Y11/X06/E211;5;X30Y11/C7;X30Y11/C7/X06;5;X30Y0/LT02;X30Y0/LT02/A6;5;X30Y11/LBO0;X30Y11/LBO0/LT01;5;X30Y11/E210;X30Y11/E210/LB11;5;X31Y11/X02;X31Y11/X02/E211;5;X31Y11/C3;X31Y11/C3/X02;5;X26Y16/LBO0;X26Y16/LBO0/LT01;5;X27Y16/E210;X27Y16/E210/LB11;5;X28Y16/B3;X28Y16/B3/E211;5;X26Y10/LBO0;X26Y10/LBO0/LT01;5;X27Y10/E210;X27Y10/E210/LB11;5;X28Y10/B7;X28Y10/B7/E211;5;X26Y14/LBO0;X26Y14/LBO0/LT01;5;X27Y14/W210;X27Y14/W210/LB11;5;X27Y14/A4;X27Y14/A4/W210;5;X26Y12/LBO0;X26Y12/LBO0/LT01;5;X27Y12/E210;X27Y12/E210/LB11;5;X28Y12/B3;X28Y12/B3/E211;5;X26Y0/LT02;X26Y0/LT02/A6;5;X26Y13/LBO0;X26Y13/LBO0/LT01;5;X27Y13/E210;X27Y13/E210/LB11;5;X28Y13/B7;X28Y13/B7/E211;5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8832 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F7;;1;X28Y13/N130;X28Y13/N130/F7;1;X28Y12/N230;X28Y12/N230/N131;1;X28Y11/X02;X28Y11/X02/N231;1;X28Y11/C1;X28Y11/C1/X02;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8829 ] ,
          "attributes": {
            "ROUTING": "X27Y11/D4;X27Y11/D4/W201;1;X26Y14/E200;X26Y14/E200/S201;1;X27Y14/D1;X27Y14/D1/E201;1;X28Y12/D0;X28Y12/D0/S221;1;X29Y10/D3;X29Y10/D3/E101;1;X28Y12/D2;X28Y12/D2/S221;1;X29Y10/E200;X29Y10/E200/E101;1;X30Y10/D2;X30Y10/D2/E201;1;X28Y10/E100;X28Y10/E100/F5;1;X29Y10/D7;X29Y10/D7/E101;1;X29Y11/D5;X29Y11/D5/E201;1;X28Y11/S220;X28Y11/S220/S121;1;X28Y13/E220;X28Y13/E220/S222;1;X29Y13/D2;X29Y13/D2/E221;1;X27Y11/D1;X27Y11/D1/W201;1;X25Y13/D6;X25Y13/D6/W201;1;X28Y12/E200;X28Y12/E200/E202;1;X29Y12/D4;X29Y12/D4/E201;1;X27Y11/D7;X27Y11/D7/W201;1;X23Y14/D7;X23Y14/D7/W201;1;X24Y12/N200;X24Y12/N200/W202;1;X24Y11/D0;X24Y11/D0/N201;1;X27Y11/D6;X27Y11/D6/W201;1;X26Y13/S200;X26Y13/S200/S202;1;X26Y14/W200;X26Y14/W200/S201;1;X24Y14/D7;X24Y14/D7/W202;1;X23Y13/D7;X23Y13/D7/W201;1;X23Y13/D6;X23Y13/D6/W201;1;X28Y11/D4;X28Y11/D4/S111;1;X24Y13/W200;X24Y13/W200/W202;1;X23Y13/D0;X23Y13/D0/W201;1;X24Y12/D6;X24Y12/D6/W202;1;X28Y11/S260;X28Y11/S260/S121;1;X28Y12/D7;X28Y12/D7/S261;1;X24Y13/S200;X24Y13/S200/W202;1;X24Y14/W200;X24Y14/W200/S201;1;X23Y14/D6;X23Y14/D6/W201;1;X26Y12/W200;X26Y12/W200/S201;1;X24Y12/W200;X24Y12/W200/W202;1;X23Y12/D3;X23Y12/D3/W201;1;X28Y10/SN20;X28Y10/SN20/F5;1;X28Y11/D2;X28Y11/D2/S121;1;X25Y13/D5;X25Y13/D5/W201;1;X26Y12/E200;X26Y12/E200/S201;1;X27Y12/D5;X27Y12/D5/E201;1;X28Y10/SN10;X28Y10/SN10/F5;1;X28Y11/D5;X28Y11/D5/S111;1;X28Y11/W200;X28Y11/W200/S101;1;X26Y11/S200;X26Y11/S200/W202;1;X26Y13/W200;X26Y13/W200/S202;1;X25Y13/D7;X25Y13/D7/W201;1;X28Y10/F5;;1;X28Y10/S100;X28Y10/S100/F5;1;X28Y11/E200;X28Y11/E200/S101;1;X29Y11/D7;X29Y11/D7/E201;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8827 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F2;;1;X28Y11/D1;X28Y11/D1/F2;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8825 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F2;;1;X28Y10/S220;X28Y10/S220/F2;1;X28Y11/X07;X28Y11/X07/S221;1;X28Y11/B1;X28Y11/B1/X07;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8824 ] ,
          "attributes": {
            "ROUTING": "X28Y10/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8822 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F3;;1;X28Y10/E130;X28Y10/E130/F3;1;X28Y10/S260;X28Y10/S260/E130;1;X28Y12/X03;X28Y12/X03/S262;1;X28Y12/B4;X28Y12/B4/X03;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": "X28Y10/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8819 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F5;;1;X28Y13/S100;X28Y13/S100/F5;1;X28Y14/W240;X28Y14/W240/S101;1;X27Y14/C1;X27Y14/C1/W241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8816 ] ,
          "attributes": {
            "ROUTING": "X28Y14/F1;;1;X28Y14/W100;X28Y14/W100/F1;1;X27Y14/C4;X27Y14/C4/W101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[13]": {
          "hide_name": 0,
          "bits": [ 8814 ] ,
          "attributes": {
            "ROUTING": "X30Y18/Q0;;1;X30Y18/EW10;X30Y18/EW10/Q0;1;X29Y18/N250;X29Y18/N250/W111;1;X29Y17/A2;X29Y17/A2/N251;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8812 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8810 ] ,
          "attributes": {
            "ROUTING": "X29Y17/EW10;X29Y17/EW10/F1;1;X28Y17/S250;X28Y17/S250/W111;1;X28Y19/N830;X28Y19/N830/S252;1;X28Y11/S100;X28Y11/S100/N838;1;X28Y12/C3;X28Y12/C3/S101;1;X25Y10/B3;X25Y10/B3/S211;1;X29Y17/F1;;1;X29Y17/N810;X29Y17/N810/F1;1;X29Y9/W810;X29Y9/W810/N818;1;X25Y9/S210;X25Y9/S210/W814;1;X25Y10/X08;X25Y10/X08/S211;1;X25Y10/B6;X25Y10/B6/X08;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_18_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_I0[12]": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": "X30Y18/F0;;1;X30Y18/N130;X30Y18/N130/F0;1;X30Y17/W270;X30Y17/W270/N131;1;X29Y17/A1;X29Y17/A1/W271;1",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:128.36-128.48",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8806 ] ,
          "attributes": {
            "ROUTING": "X29Y17/COUT1;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": "X29Y17/COUT0;;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8803 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F1;;1;X28Y13/N210;X28Y13/N210/F1;1;X28Y11/X04;X28Y11/X04/N212;1;X28Y11/D6;X28Y11/D6/X04;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8802 ] ,
          "attributes": {
            "ROUTING": "X28Y13/COUT0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8800 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F2;;1;X28Y13/D7;X28Y13/D7/F2;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": "X28Y13/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8797 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F3;;1;X28Y13/N100;X28Y13/N100/F3;1;X28Y12/D3;X28Y12/D3/N101;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8796 ] ,
          "attributes": {
            "ROUTING": "X28Y13/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8794 ] ,
          "attributes": {
            "ROUTING": "X28Y13/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 8793 ] ,
          "attributes": {
            "ROUTING": "X28Y13/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:96.34-96.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8791 ] ,
          "attributes": {
            "ROUTING": "X28Y10/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": "X28Y10/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:99.34-99.47|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8788 ] ,
          "attributes": {
            "ROUTING": "X25Y10/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_17_D_LUT4_F_I3_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": "X25Y10/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:112.39-112.83|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8785 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F4;;1;X25Y10/SN10;X25Y10/SN10/F4;1;X25Y11/D4;X25Y11/D4/S111;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1_I3[2]": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F1;;5;X22Y2/E210;X22Y2/E210/N818;5;X24Y2/N210;X24Y2/N210/E212;5;X24Y0/A6;X24Y0/A6/N212;5;X30Y10/W810;X30Y10/W810/F1;5;X22Y10/N810;X22Y10/N810/W818;5;X22Y2/W210;X22Y2/W210/N818;5;X20Y2/N210;X20Y2/N210/W212;5;X20Y0/A6;X20Y0/A6/N212;5;X30Y10/SN10;X30Y10/SN10/F1;5;X30Y11/W250;X30Y11/W250/S111;5;X28Y11/A0;X28Y11/A0/W252;5;X30Y10/W130;X30Y10/W130/F1;5;X29Y10/A0;X29Y10/A0/W131;5;X25Y14/N230;X25Y14/N230/LB31;5;X25Y14/C2;X25Y14/C2/N230;5;X26Y14/W230;X26Y14/W230/LB31;5;X26Y14/C1;X26Y14/C1/W230;5;X23Y13/E230;X23Y13/E230/LB31;5;X24Y13/X06;X24Y13/X06/E231;5;X24Y13/D1;X24Y13/D1/X06;5;X24Y11/W230;X24Y11/W230/LB31;5;X23Y11/X06;X23Y11/X06/W231;5;X23Y11/D0;X23Y11/D0/X06;5;X24Y13/LBO0;X24Y13/LBO0/LT01;5;X24Y13/W230;X24Y13/W230/LB31;5;X23Y13/X02;X23Y13/X02/W231;5;X23Y13/A2;X23Y13/A2/X02;5;X23Y14/A2;X23Y14/A2/X02;5;X24Y14/W230;X24Y14/W230/LB31;5;X23Y14/X02;X23Y14/X02/W231;5;X23Y14/A3;X23Y14/A3/X02;5;X26Y14/E230;X26Y14/E230/LB31;5;X26Y14/C4;X26Y14/C4/E230;5;X24Y10/LBO0;X24Y10/LBO0/LT01;5;X23Y10/E230;X23Y10/E230/LB31;5;X24Y10/X02;X24Y10/X02/E231;5;X24Y10/D6;X24Y10/D6/X02;5;X24Y14/LBO0;X24Y14/LBO0/LT01;5;X24Y14/E230;X24Y14/E230/LB31;5;X25Y14/B3;X25Y14/B3/E231;5;X25Y11/S230;X25Y11/S230/LB31;5;X25Y11/C6;X25Y11/C6/S230;5;X24Y11/N230;X24Y11/N230/LB31;5;X24Y11/C3;X24Y11/C3/N230;5;X20Y11/LBO0;X20Y11/LBO0/LT01;5;X21Y11/E230;X21Y11/E230/LB31;5;X22Y11/X02;X22Y11/X02/E231;5;X22Y11/A1;X22Y11/A1/X02;5;X20Y0/LT02;X20Y0/LT02/A6;5;X20Y10/LBO0;X20Y10/LBO0/LT01;5;X21Y10/E230;X21Y10/E230/LB31;5;X22Y10/X02;X22Y10/X02/E231;5;X22Y10/A0;X22Y10/A0/X02;5;X24Y0/LT02;X24Y0/LT02/A6;5;X24Y11/LBO0;X24Y11/LBO0/LT01;5;X25Y11/E230;X25Y11/E230/LB31;5;X25Y11/C4;X25Y11/C4/E230;5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 8770 ] ,
          "attributes": {
            "ROUTING": "X25Y11/N270;X25Y11/N270/N272;1;X25Y10/B4;X25Y10/B4/N271;1;X27Y15/W270;X27Y15/W270/N271;1;X25Y15/N270;X25Y15/N270/W272;1;X25Y13/N270;X25Y13/N270/N272;1;X25Y11/B4;X25Y11/B4/N272;1;X29Y17/F2;;1;X29Y17/N130;X29Y17/N130/F2;1;X29Y16/W270;X29Y16/W270/N131;1;X27Y16/N270;X27Y16/N270/W272;1;X27Y14/B4;X27Y14/B4/N272;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_1_I3[0]": {
          "hide_name": 0,
          "bits": [ 8755 ] ,
          "attributes": {
            "ROUTING": "X25Y11/A2;X25Y11/A2/E271;1;X25Y10/A7;X25Y10/A7/X01;1;X24Y10/X01;X24Y10/X01/W202;1;X24Y10/A6;X24Y10/A6/X01;1;X24Y11/A2;X24Y11/A2/N272;1;X26Y14/E100;X26Y14/E100/F0;1;X27Y14/W800;X27Y14/W800/E101;1;X23Y14/S200;X23Y14/S200/W804;1;X23Y14/A5;X23Y14/A5/S200;1;X25Y11/A4;X25Y11/A4/E271;1;X23Y11/X04;X23Y11/X04/W271;1;X23Y11/C0;X23Y11/C0/X04;1;X25Y11/A6;X25Y11/A6/E271;1;X26Y14/W270;X26Y14/W270/W130;1;X24Y14/A3;X24Y14/A3/W272;1;X24Y11/E270;X24Y11/E270/N272;1;X25Y11/A3;X25Y11/A3/E271;1;X25Y10/X01;X25Y10/X01/W201;1;X25Y10/A6;X25Y10/A6/X01;1;X26Y14/W130;X26Y14/W130/F0;1;X25Y14/A4;X25Y14/A4/W131;1;X26Y14/N800;X26Y14/N800/F0;1;X26Y10/W200;X26Y10/W200/N804;1;X26Y10/A6;X26Y10/A6/W200;1;X24Y11/W270;X24Y11/W270/N272;1;X23Y11/A1;X23Y11/A1/W271;1;X26Y13/W270;X26Y13/W270/N131;1;X24Y13/N270;X24Y13/N270/W272;1;X24Y11/A3;X24Y11/A3/N272;1;X26Y14/F0;;1;X26Y14/N130;X26Y14/N130/F0;1;X26Y13/W230;X26Y13/W230/N131;1;X24Y13/B1;X24Y13/B1/W232;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F4;;1;X28Y10/S240;X28Y10/S240/F4;1;X28Y12/D5;X28Y12/D5/S242;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8751 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F4;;1;X28Y13/SN10;X28Y13/SN10/F4;1;X28Y12/C5;X28Y12/C5/N111;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8736 ] ,
          "attributes": {
            "ROUTING": "X28Y12/X01;X28Y12/X01/E222;1;X28Y12/B5;X28Y12/B5/X01;1;X27Y14/N230;X27Y14/N230/E131;1;X27Y12/A4;X27Y12/A4/N232;1;X24Y13/N220;X24Y13/N220/W222;1;X24Y11/X05;X24Y11/X05/N222;1;X24Y11/B1;X24Y11/B1/X05;1;X26Y13/A7;X26Y13/A7/N121;1;X27Y14/B1;X27Y14/B1/E131;1;X27Y12/N270;X27Y12/N270/N272;1;X27Y11/A0;X27Y11/A0/N271;1;X26Y14/S100;X26Y14/S100/F2;1;X26Y14/W210;X26Y14/W210/S100;1;X25Y14/N210;X25Y14/N210/W211;1;X25Y13/A4;X25Y13/A4/N211;1;X27Y13/X06;X27Y13/X06/N271;1;X27Y13/A6;X27Y13/A6/X06;1;X28Y11/A6;X28Y11/A6/X03;1;X25Y12/S270;X25Y12/S270/W272;1;X25Y13/W270;X25Y13/W270/S271;1;X24Y13/A4;X24Y13/A4/W271;1;X27Y13/E270;X27Y13/E270/N271;1;X28Y13/A7;X28Y13/A7/E271;1;X26Y13/E220;X26Y13/E220/N121;1;X28Y13/N220;X28Y13/N220/E222;1;X28Y11/X03;X28Y11/X03/N222;1;X28Y11/A7;X28Y11/A7/X03;1;X27Y12/W270;X27Y12/W270/N272;1;X25Y12/A7;X25Y12/A7/W272;1;X26Y14/N220;X26Y14/N220/F2;1;X26Y12/E220;X26Y12/E220/N222;1;X28Y12/X05;X28Y12/X05/E222;1;X28Y12/A3;X28Y12/A3/X05;1;X26Y14/SN20;X26Y14/SN20/F2;1;X26Y13/W220;X26Y13/W220/N121;1;X24Y13/X01;X24Y13/X01/W222;1;X24Y13/A7;X24Y13/A7/X01;1;X26Y14/F2;;1;X26Y14/E130;X26Y14/E130/F2;1;X27Y14/N270;X27Y14/N270/E131;1;X27Y12/A1;X27Y12/A1/N272;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 8720 ] ,
          "attributes": {
            "ROUTING": "X25Y14/S100;X25Y14/S100/F6;1;X25Y14/W210;X25Y14/W210/S100;1;X24Y14/N210;X24Y14/N210/W211;1;X24Y13/B2;X24Y13/B2/N211;1;X28Y12/A4;X28Y12/A4/E271;1;X28Y11/A3;X28Y11/A3/N271;1;X24Y11/A4;X24Y11/A4/W271;1;X25Y13/X03;X25Y13/X03/N261;1;X25Y13/A0;X25Y13/A0/X03;1;X27Y12/X03;X27Y12/X03/E262;1;X27Y12/A6;X27Y12/A6/X03;1;X27Y10/A7;X27Y10/A7/E272;1;X28Y12/N270;X28Y12/N270/E271;1;X28Y11/A1;X28Y11/A1/N271;1;X27Y10/A6;X27Y10/A6/E272;1;X25Y14/E260;X25Y14/E260/F6;1;X27Y14/X03;X27Y14/X03/E262;1;X27Y14/A1;X27Y14/A1/X03;1;X27Y10/E270;X27Y10/E270/E272;1;X28Y10/A7;X28Y10/A7/E271;1;X25Y11/W270;X25Y11/W270/N271;1;X24Y11/A7;X24Y11/A7/W271;1;X25Y12/E260;X25Y12/E260/N262;1;X27Y12/E270;X27Y12/E270/E262;1;X28Y12/A5;X28Y12/A5/E271;1;X27Y11/A5;X27Y11/A5/E272;1;X25Y11/E270;X25Y11/E270/N271;1;X26Y11/A1;X26Y11/A1/E271;1;X25Y14/F6;;1;X25Y14/N260;X25Y14/N260/F6;1;X25Y12/N270;X25Y12/N270/N262;1;X25Y10/E270;X25Y10/E270/N272;1;X26Y10/A7;X26Y10/A7/E271;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8717 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F4;;1;X25Y11/SN20;X25Y11/SN20/F4;1;X25Y12/E220;X25Y12/E220/S121;1;X27Y12/D0;X27Y12/D0/E222;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8716 ] ,
          "attributes": {
            "ROUTING": "X27Y13/S270;X27Y13/S270/F7;1;X27Y14/X06;X27Y14/X06/S271;1;X27Y14/SEL0;X27Y14/SEL0/X06;1;X27Y13/F7;;1;X27Y13/SN20;X27Y13/SN20/F7;1;X27Y12/C0;X27Y12/C0/N121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8703 ] ,
          "attributes": {
            "ROUTING": "X23Y14/N240;X23Y14/N240/W242;1;X23Y13/C2;X23Y13/C2/N241;1;X25Y12/W240;X25Y12/W240/N242;1;X23Y12/N240;X23Y12/N240/W242;1;X23Y11/C2;X23Y11/C2/N241;1;X26Y14/SN10;X26Y14/SN10/F1;1;X26Y15/W210;X26Y15/W210/S111;1;X24Y15/N210;X24Y15/N210/W212;1;X24Y13/X08;X24Y13/X08/N212;1;X24Y13/SEL0;X24Y13/SEL0/X08;1;X23Y14/C2;X23Y14/C2/W242;1;X27Y12/N210;X27Y12/N210/N212;1;X27Y11/B3;X27Y11/B3/N211;1;X25Y10/W250;X25Y10/W250/N252;1;X23Y10/W200;X23Y10/W200/W252;1;X22Y10/X05;X22Y10/X05/W201;1;X22Y10/B0;X22Y10/B0/X05;1;X25Y14/N240;X25Y14/N240/W101;1;X25Y12/N250;X25Y12/N250/N242;1;X25Y11/X04;X25Y11/X04/N251;1;X25Y11/B1;X25Y11/B1/X04;1;X28Y10/E210;X28Y10/E210/N212;1;X29Y10/X02;X29Y10/X02/E211;1;X29Y10/C0;X29Y10/C0/X02;1;X27Y14/N210;X27Y14/N210/E211;1;X27Y12/B0;X27Y12/B0/N212;1;X28Y10/X08;X28Y10/X08/N212;1;X28Y10/B6;X28Y10/B6/X08;1;X24Y14/C5;X24Y14/C5/W241;1;X26Y14/W100;X26Y14/W100/F1;1;X25Y14/W240;X25Y14/W240/W101;1;X23Y14/C3;X23Y14/C3/W242;1;X26Y14/E210;X26Y14/E210/F1;1;X28Y14/N210;X28Y14/N210/E212;1;X28Y12/N210;X28Y12/N210/N212;1;X28Y11/B0;X28Y11/B0/N211;1;X26Y14/F1;;1;X26Y14/W810;X26Y14/W810/F1;1;X22Y14/N220;X22Y14/N220/W814;1;X22Y12/N230;X22Y12/N230/N222;1;X22Y11/B1;X22Y11/B1/N231;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 8701 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F5;;1;X28Y12/W250;X28Y12/W250/F5;1;X27Y12/A0;X27Y12/A0/W251;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8699 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F0;;1;X27Y12/XD0;X27Y12/XD0/F0;1"
          }
        },
        "u_core.result_s1_DFFR_Q_D_LUT4_F_I3_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X1Y18/LT00;X5Y18/LT00;",
            "ROUTING": "X23Y14/F0;;5;X23Y14/XD0;X23Y14/XD0/F0;5;X7Y14/W800;X7Y14/W800/W808;5;X0Y14/N800;X0Y14/N800/E808;5;X0Y6/N810;X0Y6/N810/N808;5;X0Y1/E210;X0Y1/E210/S818;5;X1Y1/N210;X1Y1/N210/E211;5;X1Y0/A6;X1Y0/A6/N211;5;X7Y1/E210;X7Y1/E210/S818;5;X9Y1/N210;X9Y1/N210/E212;5;X9Y0/A6;X9Y0/A6/N211;5;X23Y14/W800;X23Y14/W800/F0;5;X15Y14/W800;X15Y14/W800/W808;5;X7Y14/N800;X7Y14/N800/W808;5;X7Y6/N810;X7Y6/N810/N808;5;X7Y1/W210;X7Y1/W210/S818;5;X5Y1/N210;X5Y1/N210/W212;5;X5Y0/A6;X5Y0/A6/N211;5;X23Y14/W200;X23Y14/W200/F0;5;X21Y14/W800;X21Y14/W800/W202;5;X13Y14/W810;X13Y14/W810/W808;5;X5Y14/S810;X5Y14/S810/W818;5;X5Y22/S820;X5Y22/S820/S818;5;X5Y27/S100;X5Y27/S100/N828;5;X5Y28/A6;X5Y28/A6/S101;5;X23Y14/S800;X23Y14/S800/F0;5;X23Y22/W200;X23Y22/W200/S808;5;X21Y22/W800;X21Y22/W800/W202;5;X13Y22/W810;X13Y22/W810/W808;5;X5Y22/W820;X5Y22/W820/W818;5;X1Y22/S820;X1Y22/S820/W824;5;X1Y27/S100;X1Y27/S100/N828;5;X1Y28/A6;X1Y28/A6/S101;5;X1Y11/LBO0;X1Y11/LBO0/LT01;5;X0Y11/E220;X0Y11/E220/LB21;5;X1Y11/D3;X1Y11/D3/E221;5;X1Y12/D5;X1Y12/D5/E221;5;X1Y12/LBO0;X1Y12/LBO0/LT01;5;X0Y12/E220;X0Y12/E220/LB21;5;X1Y12/D2;X1Y12/D2/E221;5;X0Y25/E220;X0Y25/E220/LB21;5;X1Y25/D4;X1Y25/D4/E221;5;X5Y26/W220;X5Y26/W220/LB21;5;X4Y26/D4;X4Y26/D4/W221;5;X1Y18/LT00;X1Y28/LT02/A6;5;X1Y25/LBO0;X1Y25/LBO0/LT01;5;X2Y25/E220;X2Y25/E220/LB21;5;X3Y25/D3;X3Y25/D3/E221;5;X6Y26/E220;X6Y26/E220/LB21;5;X7Y26/D2;X7Y26/D2/E221;5;X5Y18/LT00;X5Y28/LT02/A6;5;X5Y26/LBO0;X5Y26/LBO0/LT01;5;X5Y26/E220;X5Y26/E220/LB21;5;X6Y26/D1;X6Y26/D1/E221;5;X8Y1/E220;X8Y1/E220/LB21;5;X9Y1/D3;X9Y1/D3/E221;5;X5Y0/LT02;X5Y0/LT02/A6;5;X5Y1/LBO0;X5Y1/LBO0/LT01;5;X5Y1/E220;X5Y1/E220/LB21;5;X6Y1/D2;X6Y1/D2/E221;5;X9Y0/LT02;X9Y0/LT02/A6;5;X9Y1/LBO0;X9Y1/LBO0/LT01;5;X9Y1/W220;X9Y1/W220/LB21;5;X8Y1/D3;X8Y1/D3/W221;5;X1Y4/LBO0;X1Y4/LBO0/LT01;5;X0Y4/E220;X0Y4/E220/LB21;5;X1Y4/D3;X1Y4/D3/E221;5;X1Y10/E220;X1Y10/E220/LB21;5;X2Y10/D1;X2Y10/D1/E221;5;X1Y0/LT02;X1Y0/LT02/A6;5;X1Y10/LBO0;X1Y10/LBO0/LT01;5;X0Y10/E220;X0Y10/E220/LB21;5;X1Y10/D4;X1Y10/D4/E221;5"
          }
        },
        "u_core.result_s1_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8689 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F2;;1;X25Y14/XD2;X25Y14/XD2/F2;1"
          }
        },
        "u_core.result_s1[30]": {
          "hide_name": 0,
          "bits": [ 8687 ] ,
          "attributes": {
            "ROUTING": "X23Y14/Q0;;1;X23Y14/SN10;X23Y14/SN10/Q0;1;X23Y15/W810;X23Y15/W810/S111;1;X15Y15/W210;X15Y15/W210/W818;1;X14Y15/B0;X14Y15/B0/W211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_s1[21]": {
          "hide_name": 0,
          "bits": [ 8685 ] ,
          "attributes": {
            "ROUTING": "X1Y10/Q4;;1;X1Y10/S100;X1Y10/S100/Q4;1;X1Y10/B0;X1Y10/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8683 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F0;;1;X1Y10/XD0;X1Y10/XD0/F0;1"
          }
        },
        "u_core.result_s1[22]": {
          "hide_name": 0,
          "bits": [ 8681 ] ,
          "attributes": {
            "ROUTING": "X1Y11/Q3;;1;X1Y11/S100;X1Y11/S100/Q3;1;X1Y11/B0;X1Y11/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8679 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F0;;1;X1Y11/XD0;X1Y11/XD0/F0;1"
          }
        },
        "u_core.result_s1[23]": {
          "hide_name": 0,
          "bits": [ 8677 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q5;;1;X1Y12/X04;X1Y12/X04/Q5;1;X1Y12/B0;X1Y12/B0/X04;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F0;;1;X1Y12/XD0;X1Y12/XD0/F0;1"
          }
        },
        "u_core.result_s1[24]": {
          "hide_name": 0,
          "bits": [ 8673 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q2;;1;X1Y12/S100;X1Y12/S100/Q2;1;X1Y12/B1;X1Y12/B1/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8671 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F1;;1;X1Y12/XD1;X1Y12/XD1/F1;1"
          }
        },
        "u_core.result_s1[25]": {
          "hide_name": 0,
          "bits": [ 8669 ] ,
          "attributes": {
            "ROUTING": "X1Y25/Q4;;1;X1Y25/S100;X1Y25/S100/Q4;1;X1Y25/B0;X1Y25/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8667 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F0;;1;X1Y25/XD0;X1Y25/XD0/F0;1"
          }
        },
        "u_core.result_s1[26]": {
          "hide_name": 0,
          "bits": [ 8665 ] ,
          "attributes": {
            "ROUTING": "X4Y26/Q4;;1;X4Y26/S100;X4Y26/S100/Q4;1;X4Y26/B0;X4Y26/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8663 ] ,
          "attributes": {
            "ROUTING": "X4Y26/F0;;1;X4Y26/XD0;X4Y26/XD0/F0;1"
          }
        },
        "u_core.result_s1[27]": {
          "hide_name": 0,
          "bits": [ 8661 ] ,
          "attributes": {
            "ROUTING": "X3Y25/Q3;;1;X3Y25/S100;X3Y25/S100/Q3;1;X3Y25/B0;X3Y25/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_s1[0]": {
          "hide_name": 0,
          "bits": [ 8659 ] ,
          "attributes": {
            "ROUTING": "X24Y14/Q1;;1;X24Y14/W130;X24Y14/W130/Q1;1;X23Y14/W830;X23Y14/W830/W131;1;X15Y14/W830;X15Y14/W830/W838;1;X7Y14/W260;X7Y14/W260/W838;1;X6Y14/X07;X6Y14/X07/W261;1;X6Y14/B0;X6Y14/B0/X07;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 8657 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F0;;1;X6Y14/XD0;X6Y14/XD0/F0;1"
          }
        },
        "u_core.result_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8655 ] ,
          "attributes": {
            "ROUTING": "X3Y25/F0;;1;X3Y25/XD0;X3Y25/XD0/F0;1"
          }
        },
        "u_core.result_s1[28]": {
          "hide_name": 0,
          "bits": [ 8653 ] ,
          "attributes": {
            "ROUTING": "X7Y26/Q2;;1;X7Y26/X05;X7Y26/X05/Q2;1;X7Y26/B0;X7Y26/B0/X05;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_s1[1]": {
          "hide_name": 0,
          "bits": [ 8651 ] ,
          "attributes": {
            "ROUTING": "X22Y13/Q0;;1;X22Y13/W800;X22Y13/W800/Q0;1;X14Y13/W130;X14Y13/W130/W808;1;X13Y13/W830;X13Y13/W830/W131;1;X5Y13/E130;X5Y13/E130/W838;1;X6Y13/B0;X6Y13/B0/E131;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 8649 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F0;;1;X6Y13/XD0;X6Y13/XD0/F0;1"
          }
        },
        "u_core.result_s1[2]": {
          "hide_name": 0,
          "bits": [ 8647 ] ,
          "attributes": {
            "ROUTING": "X23Y14/Q1;;1;X23Y14/S810;X23Y14/S810/Q1;1;X23Y18/W810;X23Y18/W810/S814;1;X15Y18/W820;X15Y18/W820/W818;1;X7Y18/S270;X7Y18/S270/W828;1;X7Y20/E270;X7Y20/E270/S272;1;X9Y20/X04;X9Y20/X04/E272;1;X9Y20/B0;X9Y20/B0/X04;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 8645 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F0;;1;X9Y20/XD0;X9Y20/XD0/F0;1"
          }
        },
        "u_core.result_s1[3]": {
          "hide_name": 0,
          "bits": [ 8643 ] ,
          "attributes": {
            "ROUTING": "X23Y13/Q2;;1;X23Y13/W810;X23Y13/W810/Q2;1;X15Y13/W210;X15Y13/W210/W818;1;X13Y13/W210;X13Y13/W210/W212;1;X11Y13/B0;X11Y13/B0/W212;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 8641 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F0;;1;X11Y13/XD0;X11Y13/XD0/F0;1"
          }
        },
        "u_core.result_s1[4]": {
          "hide_name": 0,
          "bits": [ 8639 ] ,
          "attributes": {
            "ROUTING": "X23Y14/Q2;;1;X23Y14/W810;X23Y14/W810/Q2;1;X15Y14/W820;X15Y14/W820/W818;1;X7Y14/S240;X7Y14/S240/W828;1;X7Y14/B0;X7Y14/B0/S240;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 8637 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F0;;1;X7Y14/XD0;X7Y14/XD0/F0;1"
          }
        },
        "u_core.result_s1[5]": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": "X23Y14/Q3;;1;X23Y14/EW10;X23Y14/EW10/Q3;1;X22Y14/W810;X22Y14/W810/W111;1;X14Y14/W210;X14Y14/W210/W818;1;X13Y14/B0;X13Y14/B0/W211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 8633 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F0;;1;X13Y14/XD0;X13Y14/XD0/F0;1"
          }
        },
        "u_core.result_s1[6]": {
          "hide_name": 0,
          "bits": [ 8631 ] ,
          "attributes": {
            "ROUTING": "X29Y10/Q0;;1;X29Y10/N800;X29Y10/N800/Q0;1;X29Y6/E230;X29Y6/E230/N804;1;X30Y6/N230;X30Y6/N230/E231;1;X30Y4/B0;X30Y4/B0/N232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 8629 ] ,
          "attributes": {
            "ROUTING": "X30Y4/F0;;1;X30Y4/XD0;X30Y4/XD0/F0;1"
          }
        },
        "u_core.result_s1[7]": {
          "hide_name": 0,
          "bits": [ 8627 ] ,
          "attributes": {
            "ROUTING": "X30Y10/Q0;;1;X30Y10/N800;X30Y10/N800/Q0;1;X30Y2/S130;X30Y2/S130/N808;1;X30Y2/W250;X30Y2/W250/S130;1;X30Y2/B0;X30Y2/B0/W250;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 8625 ] ,
          "attributes": {
            "ROUTING": "X30Y2/F0;;1;X30Y2/XD0;X30Y2/XD0/F0;1"
          }
        },
        "u_core.result_s1[8]": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": "X29Y10/Q1;;1;X29Y10/N210;X29Y10/N210/Q1;1;X29Y8/N210;X29Y8/N210/N212;1;X29Y6/B0;X29Y6/B0/N212;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 8621 ] ,
          "attributes": {
            "ROUTING": "X29Y6/F0;;1;X29Y6/XD0;X29Y6/XD0/F0;1"
          }
        },
        "u_core.result_s1[9]": {
          "hide_name": 0,
          "bits": [ 8619 ] ,
          "attributes": {
            "ROUTING": "X29Y10/Q2;;1;X29Y10/N220;X29Y10/N220/Q2;1;X29Y8/N230;X29Y8/N230/N222;1;X29Y6/N230;X29Y6/N230/N232;1;X29Y5/B0;X29Y5/B0/N231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 8617 ] ,
          "attributes": {
            "ROUTING": "X29Y5/F0;;1;X29Y5/XD0;X29Y5/XD0/F0;1"
          }
        },
        "u_core.result_s1[10]": {
          "hide_name": 0,
          "bits": [ 8615 ] ,
          "attributes": {
            "ROUTING": "X28Y11/Q0;;1;X28Y11/N800;X28Y11/N800/Q0;1;X28Y3/E230;X28Y3/E230/N808;1;X29Y3/S230;X29Y3/S230/E231;1;X29Y4/B0;X29Y4/B0/S231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8613 ] ,
          "attributes": {
            "ROUTING": "X29Y4/F0;;1;X29Y4/XD0;X29Y4/XD0/F0;1"
          }
        },
        "u_core.result_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8611 ] ,
          "attributes": {
            "ROUTING": "X7Y26/F0;;1;X7Y26/XD0;X7Y26/XD0/F0;1"
          }
        },
        "u_core.result_s1[29]": {
          "hide_name": 0,
          "bits": [ 8609 ] ,
          "attributes": {
            "ROUTING": "X6Y26/Q1;;1;X6Y26/S100;X6Y26/S100/Q1;1;X6Y26/B0;X6Y26/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_s1[11]": {
          "hide_name": 0,
          "bits": [ 8607 ] ,
          "attributes": {
            "ROUTING": "X25Y11/Q0;;1;X25Y11/N800;X25Y11/N800/Q0;1;X25Y3/W800;X25Y3/W800/N808;1;X17Y3/W130;X17Y3/W130/W808;1;X16Y3/S230;X16Y3/S230/W131;1;X16Y4/B0;X16Y4/B0/S231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8605 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F0;;1;X16Y4/XD0;X16Y4/XD0/F0;1"
          }
        },
        "u_core.result_s1[12]": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": "X22Y11/Q0;;1;X22Y11/EW20;X22Y11/EW20/Q0;1;X21Y11/W820;X21Y11/W820/W121;1;X13Y11/E130;X13Y11/E130/W828;1;X14Y11/B0;X14Y11/B0/E131;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8601 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F0;;1;X14Y11/XD0;X14Y11/XD0/F0;1"
          }
        },
        "u_core.result_s1[13]": {
          "hide_name": 0,
          "bits": [ 8599 ] ,
          "attributes": {
            "ROUTING": "X22Y11/Q1;;1;X22Y11/W810;X22Y11/W810/Q1;1;X14Y11/N810;X14Y11/N810/W818;1;X14Y3/S210;X14Y3/S210/N818;1;X14Y4/B0;X14Y4/B0/S211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F0;;1;X14Y4/XD0;X14Y4/XD0/F0;1"
          }
        },
        "u_core.result_s1[14]": {
          "hide_name": 0,
          "bits": [ 8595 ] ,
          "attributes": {
            "ROUTING": "X22Y10/Q0;;1;X22Y10/W800;X22Y10/W800/Q0;1;X14Y10/N800;X14Y10/N800/W808;1;X14Y6/W200;X14Y6/W200/N804;1;X12Y6/W210;X12Y6/W210/W202;1;X11Y6/N210;X11Y6/N210/W211;1;X11Y5/B0;X11Y5/B0/N211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8593 ] ,
          "attributes": {
            "ROUTING": "X11Y5/F0;;1;X11Y5/XD0;X11Y5/XD0/F0;1"
          }
        },
        "u_core.result_s1[15]": {
          "hide_name": 0,
          "bits": [ 8591 ] ,
          "attributes": {
            "ROUTING": "X27Y12/Q0;;1;X27Y12/W800;X27Y12/W800/Q0;1;X19Y12/W800;X19Y12/W800/W808;1;X11Y12/N230;X11Y12/N230/W808;1;X11Y10/B0;X11Y10/B0/N232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8589 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F0;;1;X11Y10/XD0;X11Y10/XD0/F0;1"
          }
        },
        "u_core.result_s1[16]": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": "X9Y1/Q3;;1;X9Y1/S100;X9Y1/S100/Q3;1;X9Y1/B0;X9Y1/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F0;;1;X9Y1/XD0;X9Y1/XD0/F0;1"
          }
        },
        "u_core.op_s1_LUT2_I1_F_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 8583 ] ,
          "attributes": {
            "ROUTING": "X6Y1/Q2;;1;X6Y1/X05;X6Y1/X05/Q2;1;X6Y1/B0;X6Y1/B0/X05;1",
            "hdlname": "u_core result_s1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8580 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F0;;1;X6Y1/XD0;X6Y1/XD0/F0;1"
          }
        },
        "u_core.result_s1[18]": {
          "hide_name": 0,
          "bits": [ 8578 ] ,
          "attributes": {
            "ROUTING": "X8Y1/Q3;;1;X8Y1/S100;X8Y1/S100/Q3;1;X8Y1/B0;X8Y1/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F0;;1;X8Y1/XD0;X8Y1/XD0/F0;1"
          }
        },
        "u_core.result_s1[19]": {
          "hide_name": 0,
          "bits": [ 8574 ] ,
          "attributes": {
            "ROUTING": "X1Y4/Q3;;1;X1Y4/S100;X1Y4/S100/Q3;1;X1Y4/B0;X1Y4/B0/S100;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8572 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F0;;1;X1Y4/XD0;X1Y4/XD0/F0;1"
          }
        },
        "u_core.result_s1[20]": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": "X2Y10/Q1;;1;X2Y10/S130;X2Y10/S130/Q1;1;X2Y10/B2;X2Y10/B2/S130;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "hdlname": "u_core result_s1"
          }
        },
        "u_core.result_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8568 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F2;;1;X2Y10/XD2;X2Y10/XD2/F2;1"
          }
        },
        "u_core.result_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8566 ] ,
          "attributes": {
            "ROUTING": "X6Y26/F0;;1;X6Y26/XD0;X6Y26/XD0/F0;1"
          }
        },
        "u_core.result_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8564 ] ,
          "attributes": {
            "ROUTING": "X14Y15/F0;;1;X14Y15/XD0;X14Y15/XD0/F0;1"
          }
        },
        "u_core.recip_lut.0.0_DO[35]": {
          "hide_name": 0,
          "bits": [ 8498 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_lut.0.0_DO[34]": {
          "hide_name": 0,
          "bits": [ 8496 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_lut.0.0_DO[33]": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_lut.0.0_DO[32]": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_lut.0.0_DO[31]": {
          "hide_name": 0,
          "bits": [ 8490 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[30]": {
          "hide_name": 0,
          "bits": [ 8487 ] ,
          "attributes": {
            "ROUTING": "X33Y9/Q0;;1;X33Y9/S800;X33Y9/S800/Q0;1;X33Y17/W800;X33Y17/W800/S808;1;X29Y17/N230;X29Y17/N230/W804;1;X29Y16/B0;X29Y16/B0/N231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[29]": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": "X32Y9/Q5;;1;X32Y9/S830;X32Y9/S830/Q5;1;X32Y17/N260;X32Y17/N260/S838;1;X32Y15/W260;X32Y15/W260/N262;1;X30Y15/X03;X30Y15/X03/W262;1;X30Y15/B5;X30Y15/B5/X03;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[28]": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": "X32Y9/Q4;;1;X32Y9/EW20;X32Y9/EW20/Q4;1;X31Y9/S220;X31Y9/S220/W121;1;X31Y11/S220;X31Y11/S220/S222;1;X31Y13/S230;X31Y13/S230/S222;1;X31Y14/B2;X31Y14/B2/S231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[27]": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X32Y9/Q3;;1;X32Y9/S800;X32Y9/S800/Q3;1;X32Y13/W230;X32Y13/W230/S804;1;X30Y13/S230;X30Y13/S230/W232;1;X30Y14/B1;X30Y14/B1/S231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[26]": {
          "hide_name": 0,
          "bits": [ 8475 ] ,
          "attributes": {
            "ROUTING": "X32Y9/Q2;;1;X32Y9/W130;X32Y9/W130/Q2;1;X31Y9/S270;X31Y9/S270/W131;1;X31Y10/B4;X31Y10/B4/S271;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[25]": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": "X32Y9/Q1;;1;X32Y9/S810;X32Y9/S810/Q1;1;X32Y13/W810;X32Y13/W810/S814;1;X28Y13/S210;X28Y13/S210/W814;1;X28Y14/X08;X28Y14/X08/S211;1;X28Y14/B6;X28Y14/B6/X08;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[24]": {
          "hide_name": 0,
          "bits": [ 8469 ] ,
          "attributes": {
            "ROUTING": "X32Y9/Q0;;1;X32Y9/SN10;X32Y9/SN10/Q0;1;X32Y10/S210;X32Y10/S210/S111;1;X32Y12/W210;X32Y12/W210/S212;1;X30Y12/B5;X30Y12/B5/W212;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[23]": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X31Y9/Q5;;1;X31Y9/S830;X31Y9/S830/Q5;1;X31Y17/W260;X31Y17/W260/S838;1;X29Y17/N260;X29Y17/N260/W262;1;X29Y15/X03;X29Y15/X03/N262;1;X29Y15/B3;X29Y15/B3/X03;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[22]": {
          "hide_name": 0,
          "bits": [ 8463 ] ,
          "attributes": {
            "ROUTING": "X31Y9/Q4;;1;X31Y9/S820;X31Y9/S820/Q4;1;X31Y13/W270;X31Y13/W270/S824;1;X29Y13/S270;X29Y13/S270/W272;1;X29Y14/X04;X29Y14/X04/S271;1;X29Y14/B1;X29Y14/B1/X04;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[21]": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X31Y9/Q3;;1;X31Y9/S130;X31Y9/S130/Q3;1;X31Y10/S230;X31Y10/S230/S131;1;X31Y12/B0;X31Y12/B0/S232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[20]": {
          "hide_name": 0,
          "bits": [ 8457 ] ,
          "attributes": {
            "ROUTING": "X31Y9/Q2;;1;X31Y9/S810;X31Y9/S810/Q2;1;X31Y13/W210;X31Y13/W210/S814;1;X30Y13/S210;X30Y13/S210/W211;1;X30Y14/B3;X30Y14/B3/S211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[19]": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X31Y9/Q1;;1;X31Y9/EW20;X31Y9/EW20/Q1;1;X30Y9/S820;X30Y9/S820/W121;1;X30Y17/N130;X30Y17/N130/S828;1;X30Y16/W230;X30Y16/W230/N131;1;X29Y16/B1;X29Y16/B1/W231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[18]": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X31Y9/Q0;;1;X31Y9/SN10;X31Y9/SN10/Q0;1;X31Y10/S210;X31Y10/S210/S111;1;X31Y11/W210;X31Y11/W210/S211;1;X30Y11/B7;X30Y11/B7/W211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[17]": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X33Y9/F5;;1;X33Y9/S830;X33Y9/S830/F5;1;X33Y13/W830;X33Y13/W830/S834;1;X29Y13/S250;X29Y13/S250/W834;1;X29Y15/W250;X29Y15/W250/S252;1;X28Y15/X08;X28Y15/X08/W251;1;X28Y15/B6;X28Y15/B6/X08;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[16]": {
          "hide_name": 0,
          "bits": [ 8445 ] ,
          "attributes": {
            "ROUTING": "X33Y9/F4;;1;X33Y9/W240;X33Y9/W240/F4;1;X31Y9/S240;X31Y9/S240/W242;1;X31Y11/S250;X31Y11/S250/S242;1;X31Y12/B5;X31Y12/B5/S251;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[15]": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X33Y9/F3;;1;X33Y9/S100;X33Y9/S100/F3;1;X33Y10/S200;X33Y10/S200/S101;1;X33Y12/W200;X33Y12/W200/S202;1;X31Y12/W210;X31Y12/W210/W202;1;X30Y12/B3;X30Y12/B3/W211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[14]": {
          "hide_name": 0,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X33Y9/F2;;1;X33Y9/S810;X33Y9/S810/F2;1;X33Y13/W220;X33Y13/W220/S814;1;X31Y13/W230;X31Y13/W230/W222;1;X29Y13/B6;X29Y13/B6/W232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[13]": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X33Y9/F1;;1;X33Y9/S130;X33Y9/S130/F1;1;X33Y10/S270;X33Y10/S270/S131;1;X33Y12/W270;X33Y12/W270/S272;1;X31Y12/A6;X31Y12/A6/W272;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[12]": {
          "hide_name": 0,
          "bits": [ 8433 ] ,
          "attributes": {
            "ROUTING": "X33Y9/F0;;1;X33Y9/SN10;X33Y9/SN10/F0;1;X33Y10/W250;X33Y10/W250/S111;1;X31Y10/A0;X31Y10/A0/W252;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[11]": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": "X32Y9/F5;;1;X32Y9/S100;X32Y9/S100/F5;1;X32Y10/S240;X32Y10/S240/S101;1;X32Y12/W240;X32Y12/W240/S242;1;X31Y12/X03;X31Y12/X03/W241;1;X31Y12/B2;X31Y12/B2/X03;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[10]": {
          "hide_name": 0,
          "bits": [ 8427 ] ,
          "attributes": {
            "ROUTING": "X32Y9/F4;;1;X32Y9/EW10;X32Y9/EW10/F4;1;X31Y9/W250;X31Y9/W250/W111;1;X29Y9/S250;X29Y9/S250/W252;1;X29Y11/X04;X29Y11/X04/S252;1;X29Y11/B0;X29Y11/B0/X04;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[9]": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X32Y9/F3;;1;X32Y9/S230;X32Y9/S230/F3;1;X32Y11/W230;X32Y11/W230/S232;1;X30Y11/S230;X30Y11/S230/W232;1;X30Y12/B1;X30Y12/B1/S231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[8]": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": "X32Y9/F2;;1;X32Y9/S130;X32Y9/S130/F2;1;X32Y10/W270;X32Y10/W270/S131;1;X31Y10/A3;X31Y10/A3/W271;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[7]": {
          "hide_name": 0,
          "bits": [ 8418 ] ,
          "attributes": {
            "ROUTING": "X32Y9/F1;;1;X32Y9/S210;X32Y9/S210/F1;1;X32Y11/W210;X32Y11/W210/S212;1;X30Y11/S210;X30Y11/S210/W212;1;X30Y12/B2;X30Y12/B2/S211;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[6]": {
          "hide_name": 0,
          "bits": [ 8415 ] ,
          "attributes": {
            "ROUTING": "X32Y9/F0;;1;X32Y9/W100;X32Y9/W100/F0;1;X31Y9/S200;X31Y9/S200/W101;1;X31Y11/X07;X31Y11/X07/S202;1;X31Y11/A3;X31Y11/A3/X07;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[5]": {
          "hide_name": 0,
          "bits": [ 8412 ] ,
          "attributes": {
            "ROUTING": "X31Y9/F5;;1;X31Y9/S250;X31Y9/S250/F5;1;X31Y11/W250;X31Y11/W250/S252;1;X29Y11/S250;X29Y11/S250/W252;1;X29Y13/A1;X29Y13/A1/S252;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[4]": {
          "hide_name": 0,
          "bits": [ 8409 ] ,
          "attributes": {
            "ROUTING": "X31Y9/F4;;1;X31Y9/W100;X31Y9/W100/F4;1;X30Y9/S240;X30Y9/S240/W101;1;X30Y11/S250;X30Y11/S250/S242;1;X30Y12/B6;X30Y12/B6/S251;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[3]": {
          "hide_name": 0,
          "bits": [ 8406 ] ,
          "attributes": {
            "ROUTING": "X31Y9/F3;;1;X31Y9/S230;X31Y9/S230/F3;1;X31Y11/B0;X31Y11/B0/S232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[2]": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X31Y9/F2;;1;X31Y9/W130;X31Y9/W130/F2;1;X30Y9/S830;X30Y9/S830/W131;1;X30Y13/W260;X30Y13/W260/S834;1;X28Y13/S260;X28Y13/S260/W262;1;X28Y14/X03;X28Y14/X03/S261;1;X28Y14/A0;X28Y14/A0/X03;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[1]": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": "X31Y9/F1;;1;X31Y9/S210;X31Y9/S210/F1;1;X31Y11/S210;X31Y11/S210/S212;1;X31Y13/A6;X31Y13/A6/S212;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_val[0]": {
          "hide_name": 0,
          "bits": [ 8400 ] ,
          "attributes": {
            "ROUTING": "X31Y9/F0;;1;X31Y9/S800;X31Y9/S800/F0;1;X31Y17/W230;X31Y17/W230/S808;1;X30Y17/N230;X30Y17/N230/W231;1;X30Y15/A4;X30Y15/A4/N232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:71.16-71.25",
            "hdlname": "u_core recip_val",
            "unused_bits": "31 32 33 34 35"
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8345 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F7;;1;X30Y12/SN10;X30Y12/SN10/F7;1;X30Y13/B1;X30Y13/B1/S111;1"
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F7;;1;X29Y13/E130;X29Y13/E130/F7;1;X30Y13/B2;X30Y13/B2/E131;1"
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X30Y13/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F7;;1;X30Y13/S130;X30Y13/S130/F7;1;X30Y13/B3;X30Y13/B3/S130;1"
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8337 ] ,
          "attributes": {
            "ROUTING": "X30Y13/COUT2;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_6_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F7;;1;X31Y13/S100;X31Y13/S100/F7;1;X31Y13/B1;X31Y13/B1/S100;1"
          }
        },
        "u_core.recip_addr_LUT3_F_6_I2[2]": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F1;;1;X31Y13/N210;X31Y13/N210/F1;1;X31Y11/X04;X31Y11/X04/N212;1;X31Y11/C2;X31Y11/C2/X04;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.b_abs[6]": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X31Y9/X07;X31Y9/X07/N222;1;X31Y9/A5;X31Y9/A5/X07;1;X31Y11/F2;;1;X31Y11/N220;X31Y11/N220/F2;1;X31Y9/C5;X31Y9/C5/N222;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:70.16-70.26",
            "hdlname": "u_core recip_addr"
          }
        },
        "u_core.b_abs[1]": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X31Y10/N210;X31Y10/N210/F1;1;X31Y9/X02;X31Y9/X02/N211;1;X31Y9/A0;X31Y9/A0/X02;1;X31Y10/F1;;1;X31Y10/SN20;X31Y10/SN20/F1;1;X31Y9/C0;X31Y9/C0/N121;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:70.16-70.26",
            "hdlname": "u_core recip_addr"
          }
        },
        "u_core.recip_addr_LUT3_F_4_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8324 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F4;;1;X31Y13/X03;X31Y13/X03/F4;1;X31Y13/B2;X31Y13/B2/X03;1"
          }
        },
        "u_core.recip_addr_LUT3_F_4_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8323 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_6_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X31Y13/COUT1;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_4_I2[2]": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F2;;1;X31Y13/SN20;X31Y13/SN20/F2;1;X31Y12/C3;X31Y12/C3/N121;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.b_abs[7]": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X32Y9/X04;X32Y9/X04/E251;1;X32Y9/C2;X32Y9/C2/X04;1;X31Y12/F3;;1;X31Y12/SN10;X31Y12/SN10/F3;1;X31Y11/N250;X31Y11/N250/N111;1;X31Y9/E250;X31Y9/E250/N252;1;X32Y9/A2;X32Y9/A2/E251;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:70.16-70.26",
            "hdlname": "u_core recip_addr"
          }
        },
        "u_core.recip_addr_LUT3_F_3_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F5;;1;X29Y13/EW10;X29Y13/EW10/F5;1;X30Y13/E250;X30Y13/E250/E111;1;X30Y13/B5;X30Y13/B5/E250;1"
          }
        },
        "u_core.recip_addr_LUT3_F_3_I2[2]": {
          "hide_name": 0,
          "bits": [ 8313 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F5;;1;X30Y13/SN20;X30Y13/SN20/F5;1;X30Y12/N220;X30Y12/N220/N121;1;X30Y10/C6;X30Y10/C6/N222;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.b_abs[4]": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X31Y9/X04;X31Y9/X04/N271;1;X31Y9/C3;X31Y9/C3/X04;1;X30Y10/F6;;1;X30Y10/E130;X30Y10/E130/F6;1;X31Y10/N270;X31Y10/N270/E131;1;X31Y9/A3;X31Y9/A3/N271;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:70.16-70.26",
            "hdlname": "u_core recip_addr"
          }
        },
        "u_core.recip_addr_LUT3_F_2_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8308 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F5;;1;X31Y13/W250;X31Y13/W250/F5;1;X31Y13/B0;X31Y13/B0/W250;1"
          }
        },
        "u_core.recip_addr_LUT3_F_2_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X31Y13/COUT0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_3_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8306 ] ,
          "attributes": {
            "ROUTING": "X31Y13/CIN0;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F0;;1;X31Y13/N200;X31Y13/N200/F0;1;X31Y11/N200;X31Y11/N200/N202;1;X31Y10/C6;X31Y10/C6/N201;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.b_abs[5]": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X31Y9/C4;X31Y9/C4/N111;1;X31Y10/F6;;1;X31Y10/SN10;X31Y10/SN10/F6;1;X31Y9/W210;X31Y9/W210/N111;1;X31Y9/A4;X31Y9/A4/W210;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:70.16-70.26",
            "hdlname": "u_core recip_addr"
          }
        },
        "u_core.recip_addr_LUT3_F_1_I2_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F6;;1;X30Y13/W100;X30Y13/W100/F6;1;X30Y13/B4;X30Y13/B4/W100;1"
          }
        },
        "u_core.recip_addr_LUT3_F_1_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X30Y13/COUT4;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": "X30Y13/COUT3;;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:67.34-67.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:1033.25-1033.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u_core.recip_addr_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F4;;1;X30Y13/N240;X30Y13/N240/F4;1;X30Y11/X05;X30Y11/X05/N242;1;X30Y11/C4;X30Y11/C4/X05;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.b_abs[3]": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": "X30Y11/E100;X30Y11/E100/F4;1;X31Y11/N240;X31Y11/N240/E101;1;X31Y9/X05;X31Y9/X05/N242;1;X31Y9/A2;X31Y9/A2/X05;1;X30Y11/F4;;1;X30Y11/N240;X30Y11/N240/F4;1;X30Y9/E240;X30Y9/E240/N242;1;X31Y9/C2;X31Y9/C2/E241;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:70.16-70.26",
            "hdlname": "u_core recip_addr"
          }
        },
        "u_core.recip_addr_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F3;;1;X30Y13/N100;X30Y13/N100/F3;1;X30Y12/E240;X30Y12/E240/N101;1;X31Y12/C7;X31Y12/C7/E241;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.b_abs[2]": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X31Y9/X03;X31Y9/X03/N262;1;X31Y9/A1;X31Y9/A1/X03;1;X31Y12/F7;;1;X31Y12/SN20;X31Y12/SN20/F7;1;X31Y11/N260;X31Y11/N260/N121;1;X31Y9/C1;X31Y9/C1/N262;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:70.16-70.26",
            "hdlname": "u_core recip_addr"
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F_I2_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X31Y12/W240;X31Y12/W240/N242;1;X29Y12/C4;X29Y12/C4/W242;1;X25Y11/E830;X25Y11/E830/E262;1;X29Y11/S260;X29Y11/S260/E834;1;X29Y12/W260;X29Y12/W260/S261;1;X28Y12/C2;X28Y12/C2/W261;1;X27Y11/E270;X27Y11/E270/E262;1;X29Y11/E220;X29Y11/E220/E272;1;X29Y11/C7;X29Y11/C7/E220;1;X31Y14/W100;X31Y14/W100/E828;1;X30Y14/W200;X30Y14/W200/W101;1;X28Y14/D1;X28Y14/D1/W202;1;X29Y10/C3;X29Y10/C3/W242;1;X31Y11/W240;X31Y11/W240/N241;1;X29Y11/C5;X29Y11/C5/W242;1;X25Y13/C5;X25Y13/C5/X05;1;X31Y13/W240;X31Y13/W240/N241;1;X29Y13/C2;X29Y13/C2/W242;1;X23Y13/C0;X23Y13/C0/N121;1;X23Y11/E260;X23Y11/E260/N262;1;X25Y11/E260;X25Y11/E260/E262;1;X27Y11/C6;X27Y11/C6/E262;1;X23Y13/N260;X23Y13/N260/N121;1;X23Y12/C3;X23Y12/C3/N261;1;X25Y13/X05;X25Y13/X05/E222;1;X25Y13/C6;X25Y13/C6/X05;1;X23Y14/SN20;X23Y14/SN20/F4;1;X23Y13/E220;X23Y13/E220/N121;1;X23Y13/C7;X23Y13/C7/E220;1;X29Y10/C7;X29Y10/C7/W242;1;X23Y14/E820;X23Y14/E820/F4;1;X31Y14/N240;X31Y14/N240/E828;1;X31Y12/N240;X31Y12/N240/N242;1;X31Y10/W240;X31Y10/W240/N242;1;X30Y10/C2;X30Y10/C2/W241;1;X23Y14/F4;;1;X23Y14/C7;X23Y14/C7/F4;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.result_s1_DFFR_Q_31_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X28Y14/X04;X28Y14/X04/E272;1;X28Y14/C1;X28Y14/C1/X04;1;X28Y11/C4;X28Y11/C4/E241;1;X27Y12/N220;X27Y12/N220/N222;1;X27Y11/C7;X27Y11/C7/N221;1;X26Y13/W240;X26Y13/W240/N101;1;X24Y13/N240;X24Y13/N240/W242;1;X24Y11/C0;X24Y11/C0/N242;1;X26Y14/E270;X26Y14/E270/F7;1;X28Y14/N270;X28Y14/N270/E272;1;X28Y12/X06;X28Y12/X06/N272;1;X28Y12/C7;X28Y12/C7/X06;1;X27Y11/E240;X27Y11/E240/N242;1;X28Y11/C5;X28Y11/C5/E241;1;X25Y14/W220;X25Y14/W220/W121;1;X23Y14/N220;X23Y14/N220/W222;1;X23Y13/C6;X23Y13/C6/N221;1;X25Y12/W220;X25Y12/W220/N222;1;X24Y12/X05;X24Y12/X05/W221;1;X24Y12/C6;X24Y12/C6/X05;1;X24Y14/C7;X24Y14/C7/W261;1;X27Y11/X05;X27Y11/X05/N242;1;X27Y11/C4;X27Y11/C4/X05;1;X28Y12/C0;X28Y12/C0/N241;1;X25Y14/W260;X25Y14/W260/W121;1;X23Y14/C6;X23Y14/C6/W262;1;X27Y14/N220;X27Y14/N220/E121;1;X27Y12/C5;X27Y12/C5/N222;1;X27Y13/N240;X27Y13/N240/E241;1;X27Y11/C1;X27Y11/C1/N242;1;X26Y14/N100;X26Y14/N100/F7;1;X26Y13/E240;X26Y13/E240/N101;1;X28Y13/N240;X28Y13/N240/E242;1;X28Y11/C2;X28Y11/C2/N242;1;X26Y14/F7;;1;X26Y14/EW20;X26Y14/EW20/F7;1;X25Y14/N220;X25Y14/N220/W121;1;X25Y13/C7;X25Y13/C7/N221;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "op_select[0]": {
          "hide_name": 0,
          "bits": [ 8283 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:6.24-6.33"
          }
        },
        "op_select[1]": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:6.24-6.33"
          }
        },
        "op_select[2]": {
          "hide_name": 0,
          "bits": [ 8279 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:6.24-6.33"
          }
        },
        "u_core.op_s1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8276 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X0Y18/LT00;X4Y18/LT00;X8Y18/LT00;",
            "ROUTING": "X25Y14/Q2;;5;X25Y14/S220;X25Y14/S220/Q2;5;X25Y16/X01;X25Y16/X01/S222;5;X25Y16/C1;X25Y16/C1/X01;5;X9Y14/N810;X9Y14/N810/W818;5;X9Y6/N810;X9Y6/N810/N818;5;X9Y1/N100;X9Y1/N100/S818;5;X9Y0/W800;X9Y0/W800/N101;5;X1Y0/W130;X1Y0/W130/W808;5;X0Y0/A6;X0Y0/A6/W131;5;X17Y6/N810;X17Y6/N810/N818;5;X17Y1/N100;X17Y1/N100/S818;5;X17Y0/W800;X17Y0/W800/N101;5;X9Y0/W130;X9Y0/W130/W808;5;X8Y0/A6;X8Y0/A6/W131;5;X17Y14/N810;X17Y14/N810/W818;5;X17Y6/W810;X17Y6/W810/N818;5;X13Y6/N810;X13Y6/N810/W814;5;X13Y1/N100;X13Y1/N100/S818;5;X13Y0/W800;X13Y0/W800/N101;5;X5Y0/W130;X5Y0/W130/W808;5;X4Y0/A6;X4Y0/A6/W131;5;X25Y6/W810;X25Y6/W810/N818;5;X21Y6/N810;X21Y6/N810/W814;5;X21Y1/N100;X21Y1/N100/S818;5;X21Y0/W800;X21Y0/W800/N101;5;X13Y0/W130;X13Y0/W130/W808;5;X12Y0/A6;X12Y0/A6/W131;5;X25Y1/N100;X25Y1/N100/S818;5;X25Y0/W800;X25Y0/W800/N101;5;X17Y0/W130;X17Y0/W130/W808;5;X16Y0/A6;X16Y0/A6/W131;5;X25Y14/EW10;X25Y14/EW10/Q2;5;X24Y14/W810;X24Y14/W810/W111;5;X16Y14/W820;X16Y14/W820/W818;5;X8Y14/S820;X8Y14/S820/W828;5;X8Y22/W820;X8Y22/W820/S828;5;X4Y22/S820;X4Y22/S820/W824;5;X4Y27/S100;X4Y27/S100/N828;5;X4Y28/A6;X4Y28/A6/S101;5;X25Y14/N810;X25Y14/N810/Q2;5;X25Y6/N810;X25Y6/N810/N818;5;X25Y1/E210;X25Y1/E210/S818;5;X27Y1/E210;X27Y1/E210/E212;5;X28Y1/N210;X28Y1/N210/E211;5;X28Y0/A6;X28Y0/A6/N211;5;X25Y14/W100;X25Y14/W100/Q2;5;X24Y14/W800;X24Y14/W800/W101;5;X16Y14/W810;X16Y14/W810/W808;5;X8Y14/S810;X8Y14/S810/W818;5;X8Y22/S820;X8Y22/S820/S818;5;X8Y27/S100;X8Y27/S100/N828;5;X8Y28/A6;X8Y28/A6/S101;5;X25Y14/W810;X25Y14/W810/Q2;5;X17Y14/W810;X17Y14/W810/W818;5;X9Y14/W210;X9Y14/W210/W818;5;X7Y14/W810;X7Y14/W810/W212;5;X0Y14/S810;X0Y14/S810/E818;5;X0Y22/S820;X0Y22/S820/S818;5;X0Y27/S100;X0Y27/S100/N828;5;X0Y28/A6;X0Y28/A6/S101;5;X12Y15/LBO0;X12Y15/LBO0/LT01;5;X13Y15/E230;X13Y15/E230/LB31;5;X14Y15/X02;X14Y15/X02/E231;5;X14Y15/A0;X14Y15/A0/X02;5;X0Y10/E230;X0Y10/E230/LB31;5;X1Y10/X02;X1Y10/X02/E231;5;X1Y10/A0;X1Y10/A0/X02;5;X0Y11/LBO0;X0Y11/LBO0/LT01;5;X0Y11/E230;X0Y11/E230/LB31;5;X1Y11/X02;X1Y11/X02/E231;5;X1Y11/A0;X1Y11/A0/X02;5;X1Y12/A0;X1Y12/A0/X02;5;X0Y12/LBO0;X0Y12/LBO0/LT01;5;X0Y12/E230;X0Y12/E230/LB31;5;X1Y12/X02;X1Y12/X02/E231;5;X1Y12/A1;X1Y12/A1/X02;5;X0Y18/LT00;X0Y28/LT02/A6;5;X0Y25/LBO0;X0Y25/LBO0/LT01;5;X0Y25/E230;X0Y25/E230/LB31;5;X1Y25/X02;X1Y25/X02/E231;5;X1Y25/A0;X1Y25/A0/X02;5;X3Y26/E230;X3Y26/E230/LB31;5;X4Y26/X02;X4Y26/X02/E231;5;X4Y26/A0;X4Y26/A0/X02;5;X4Y25/LBO0;X4Y25/LBO0/LT01;5;X4Y25/W230;X4Y25/W230/LB31;5;X3Y25/X02;X3Y25/X02/W231;5;X3Y25/A0;X3Y25/A0/X02;5;X4Y14/LBO0;X4Y14/LBO0/LT01;5;X5Y14/E230;X5Y14/E230/LB31;5;X6Y14/X02;X6Y14/X02/E231;5;X6Y14/A0;X6Y14/A0/X02;5;X8Y26/LBO0;X8Y26/LBO0/LT01;5;X8Y26/W230;X8Y26/W230/LB31;5;X7Y26/X02;X7Y26/X02/W231;5;X7Y26/A0;X7Y26/A0/X02;5;X4Y13/LBO0;X4Y13/LBO0/LT01;5;X5Y13/E230;X5Y13/E230/LB31;5;X6Y13/X02;X6Y13/X02/E231;5;X6Y13/A0;X6Y13/A0/X02;5;X8Y18/LT00;X8Y28/LT02/A6;5;X8Y20/LBO0;X8Y20/LBO0/LT01;5;X8Y20/E230;X8Y20/E230/LB31;5;X9Y20/X02;X9Y20/X02/E231;5;X9Y20/A0;X9Y20/A0/X02;5;X12Y13/LBO0;X12Y13/LBO0/LT01;5;X12Y13/W230;X12Y13/W230/LB31;5;X11Y13/X02;X11Y13/X02/W231;5;X11Y13/A0;X11Y13/A0/X02;5;X8Y14/LBO0;X8Y14/LBO0/LT01;5;X8Y14/W230;X8Y14/W230/LB31;5;X7Y14/X02;X7Y14/X02/W231;5;X7Y14/A0;X7Y14/A0/X02;5;X12Y14/LBO0;X12Y14/LBO0/LT01;5;X12Y14/E230;X12Y14/E230/LB31;5;X13Y14/X02;X13Y14/X02/E231;5;X13Y14/A0;X13Y14/A0/X02;5;X29Y4/E230;X29Y4/E230/LB31;5;X30Y4/X02;X30Y4/X02/E231;5;X30Y4/A0;X30Y4/A0/X02;5;X28Y2/LBO0;X28Y2/LBO0/LT01;5;X29Y2/E230;X29Y2/E230/LB31;5;X30Y2/X02;X30Y2/X02/E231;5;X30Y2/A0;X30Y2/A0/X02;5;X28Y6/LBO0;X28Y6/LBO0/LT01;5;X28Y6/E230;X28Y6/E230/LB31;5;X29Y6/X02;X29Y6/X02/E231;5;X29Y6/A0;X29Y6/A0/X02;5;X28Y5/LBO0;X28Y5/LBO0/LT01;5;X28Y5/E230;X28Y5/E230/LB31;5;X29Y5/X02;X29Y5/X02/E231;5;X29Y5/A0;X29Y5/A0/X02;5;X28Y0/LT02;X28Y0/LT02/A6;5;X28Y4/LBO0;X28Y4/LBO0/LT01;5;X28Y4/E230;X28Y4/E230/LB31;5;X29Y4/X02;X29Y4/X02/E231;5;X29Y4/A0;X29Y4/A0/X02;5;X4Y18/LT00;X4Y28/LT02/A6;5;X4Y26/LBO0;X4Y26/LBO0/LT01;5;X5Y26/E230;X5Y26/E230/LB31;5;X6Y26/X02;X6Y26/X02/E231;5;X6Y26/A0;X6Y26/A0/X02;5;X16Y0/LT02;X16Y0/LT02/A6;5;X16Y4/LBO0;X16Y4/LBO0/LT01;5;X15Y4/E230;X15Y4/E230/LB31;5;X16Y4/X02;X16Y4/X02/E231;5;X16Y4/A0;X16Y4/A0/X02;5;X12Y11/LBO0;X12Y11/LBO0/LT01;5;X13Y11/E230;X13Y11/E230/LB31;5;X14Y11/X02;X14Y11/X02/E231;5;X14Y11/A0;X14Y11/A0/X02;5;X12Y4/LBO0;X12Y4/LBO0/LT01;5;X13Y4/E230;X13Y4/E230/LB31;5;X14Y4/X02;X14Y4/X02/E231;5;X14Y4/A0;X14Y4/A0/X02;5;X12Y5/LBO0;X12Y5/LBO0/LT01;5;X12Y5/W230;X12Y5/W230/LB31;5;X11Y5/X02;X11Y5/X02/W231;5;X11Y5/A0;X11Y5/A0/X02;5;X12Y0/LT02;X12Y0/LT02/A6;5;X12Y10/LBO0;X12Y10/LBO0/LT01;5;X12Y10/W230;X12Y10/W230/LB31;5;X11Y10/X02;X11Y10/X02/W231;5;X11Y10/A0;X11Y10/A0/X02;5;X8Y1/E230;X8Y1/E230/LB31;5;X9Y1/X02;X9Y1/X02/E231;5;X9Y1/A0;X9Y1/A0/X02;5;X4Y0/LT02;X4Y0/LT02/A6;5;X4Y1/LBO0;X4Y1/LBO0/LT01;5;X5Y1/E230;X5Y1/E230/LB31;5;X6Y1/X02;X6Y1/X02/E231;5;X6Y1/A0;X6Y1/A0/X02;5;X8Y0/LT02;X8Y0/LT02/A6;5;X8Y1/LBO0;X8Y1/LBO0/LT01;5;X7Y1/E230;X7Y1/E230/LB31;5;X8Y1/X02;X8Y1/X02/E231;5;X8Y1/A0;X8Y1/A0/X02;5;X0Y4/LBO0;X0Y4/LBO0/LT01;5;X0Y4/E230;X0Y4/E230/LB31;5;X1Y4/X02;X1Y4/X02/E231;5;X1Y4/A0;X1Y4/A0/X02;5;X0Y0/LT02;X0Y0/LT02/A6;5;X0Y10/LBO0;X0Y10/LBO0/LT01;5;X1Y10/E230;X1Y10/E230/LB31;5;X2Y10/X02;X2Y10/X02/E231;5;X2Y10/A2;X2Y10/A2/X02;5",
            "hdlname": "u_core result_s1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:57.16-57.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.op_s1_LUT2_I1_F_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X0Y0/LT13;X4Y0/LT13;X8Y0/LT13;X12Y0/LT13;X16Y0/LT13;X28Y0/LT13;X0Y18/LT10;X4Y18/LT10;X8Y18/LT10;",
            "ROUTING": "X25Y16/OF0;;5;X7Y16/W820;X7Y16/W820/W818;5;X0Y16/S270;X0Y16/S270/E828;5;X0Y18/B7;X0Y18/B7/S272;5;X8Y16/S200;X8Y16/S200/W808;5;X8Y18/X05;X8Y18/X05/S202;5;X8Y18/B7;X8Y18/B7/X05;5;X8Y16/W820;X8Y16/W820/W818;5;X4Y16/S270;X4Y16/S270/W824;5;X4Y18/B7;X4Y18/B7/S272;5;X16Y16/W800;X16Y16/W800/W808;5;X12Y16/S200;X12Y16/S200/W804;5;X12Y18/X05;X12Y18/X05/S202;5;X12Y18/B7;X12Y18/B7/X05;5;X16Y16/S200;X16Y16/S200/W808;5;X16Y18/X05;X16Y18/X05/S202;5;X16Y18/B7;X16Y18/B7/X05;5;X24Y16/W800;X24Y16/W800/W101;5;X16Y16/W810;X16Y16/W810/W808;5;X12Y16/S810;X12Y16/S810/W814;5;X12Y24/S820;X12Y24/S820/S818;5;X12Y28/W820;X12Y28/W820/S824;5;X4Y28/E130;X4Y28/E130/W828;5;X4Y28/A7;X4Y28/A7/E130;5;X25Y16/S200;X25Y16/S200/OF0;5;X25Y18/E200;X25Y18/E200/S202;5;X27Y18/E210;X27Y18/E210/E202;5;X28Y18/B7;X28Y18/B7/E211;5;X25Y16/W100;X25Y16/W100/OF0;5;X24Y16/S800;X24Y16/S800/W101;5;X24Y24/S810;X24Y24/S810/S808;5;X24Y28/W810;X24Y28/W810/S814;5;X16Y28/W820;X16Y28/W820/W818;5;X8Y28/E130;X8Y28/E130/W828;5;X8Y28/A7;X8Y28/A7/E130;5;X25Y16/W200;X25Y16/W200/OF0;5;X23Y16/W800;X23Y16/W800/W202;5;X15Y16/W810;X15Y16/W810/W808;5;X7Y16/S810;X7Y16/S810/W818;5;X7Y24/S820;X7Y24/S820/S818;5;X7Y28/W820;X7Y28/W820/S824;5;X0Y28/E130;X0Y28/E130/E828;5;X0Y28/A7;X0Y28/A7/E130;5;X12Y15/LBO1;X12Y15/LBO1/LT04;5;X14Y15/X01;X14Y15/X01/LB71;5;X14Y15/C0;X14Y15/C0/X01;5;X1Y10/X01;X1Y10/X01/LB71;5;X1Y10/C0;X1Y10/C0/X01;5;X0Y11/LBO1;X0Y11/LBO1/LT04;5;X1Y11/X01;X1Y11/X01/LB71;5;X1Y11/C0;X1Y11/C0/X01;5;X1Y12/C0;X1Y12/C0/X01;5;X0Y12/LBO1;X0Y12/LBO1/LT04;5;X1Y12/X01;X1Y12/X01/LB71;5;X1Y12/C1;X1Y12/C1/X01;5;X0Y18/LT10;X0Y28/LT13/A7;5;X0Y25/LBO1;X0Y25/LBO1/LT04;5;X1Y25/X01;X1Y25/X01/LB71;5;X1Y25/C0;X1Y25/C0/X01;5;X4Y26/X01;X4Y26/X01/LB71;5;X4Y26/C0;X4Y26/C0/X01;5;X4Y25/LBO1;X4Y25/LBO1/LT04;5;X3Y25/X01;X3Y25/X01/LB71;5;X3Y25/C0;X3Y25/C0/X01;5;X4Y14/LBO1;X4Y14/LBO1/LT04;5;X6Y14/X01;X6Y14/X01/LB71;5;X6Y14/C0;X6Y14/C0/X01;5;X8Y26/LBO1;X8Y26/LBO1/LT04;5;X7Y26/X01;X7Y26/X01/LB71;5;X7Y26/C0;X7Y26/C0/X01;5;X4Y13/LBO1;X4Y13/LBO1/LT04;5;X6Y13/X01;X6Y13/X01/LB71;5;X6Y13/C0;X6Y13/C0/X01;5;X8Y18/LT10;X8Y28/LT13/A7;5;X8Y20/LBO1;X8Y20/LBO1/LT04;5;X9Y20/X01;X9Y20/X01/LB71;5;X9Y20/C0;X9Y20/C0/X01;5;X12Y13/LBO1;X12Y13/LBO1/LT04;5;X11Y13/X01;X11Y13/X01/LB71;5;X11Y13/C0;X11Y13/C0/X01;5;X8Y14/LBO1;X8Y14/LBO1/LT04;5;X7Y14/X01;X7Y14/X01/LB71;5;X7Y14/C0;X7Y14/C0/X01;5;X12Y14/LBO1;X12Y14/LBO1/LT04;5;X13Y14/X01;X13Y14/X01/LB71;5;X13Y14/C0;X13Y14/C0/X01;5;X30Y4/X01;X30Y4/X01/LB71;5;X30Y4/C0;X30Y4/C0/X01;5;X28Y2/LBO1;X28Y2/LBO1/LT04;5;X30Y2/X01;X30Y2/X01/LB71;5;X30Y2/C0;X30Y2/C0/X01;5;X28Y6/LBO1;X28Y6/LBO1/LT04;5;X29Y6/X01;X29Y6/X01/LB71;5;X29Y6/C0;X29Y6/C0/X01;5;X28Y5/LBO1;X28Y5/LBO1/LT04;5;X29Y5/X01;X29Y5/X01/LB71;5;X29Y5/C0;X29Y5/C0/X01;5;X28Y0/LT13;X28Y18/LT30/B7;5;X28Y4/LBO1;X28Y4/LBO1/LT04;5;X29Y4/X01;X29Y4/X01/LB71;5;X29Y4/C0;X29Y4/C0/X01;5;X4Y18/LT10;X4Y28/LT13/A7;5;X4Y26/LBO1;X4Y26/LBO1/LT04;5;X6Y26/X01;X6Y26/X01/LB71;5;X6Y26/C0;X6Y26/C0/X01;5;X16Y0/LT13;X16Y18/LT30/B7;5;X16Y4/LBO1;X16Y4/LBO1/LT04;5;X16Y4/X01;X16Y4/X01/LB71;5;X16Y4/C0;X16Y4/C0/X01;5;X12Y11/LBO1;X12Y11/LBO1/LT04;5;X14Y11/X01;X14Y11/X01/LB71;5;X14Y11/C0;X14Y11/C0/X01;5;X12Y4/LBO1;X12Y4/LBO1/LT04;5;X14Y4/X01;X14Y4/X01/LB71;5;X14Y4/C0;X14Y4/C0/X01;5;X12Y5/LBO1;X12Y5/LBO1/LT04;5;X11Y5/X01;X11Y5/X01/LB71;5;X11Y5/C0;X11Y5/C0/X01;5;X12Y0/LT13;X12Y18/LT30/B7;5;X12Y10/LBO1;X12Y10/LBO1/LT04;5;X11Y10/X01;X11Y10/X01/LB71;5;X11Y10/C0;X11Y10/C0/X01;5;X9Y1/X01;X9Y1/X01/LB71;5;X9Y1/C0;X9Y1/C0/X01;5;X4Y0/LT13;X4Y18/LT30/B7;5;X4Y1/LBO1;X4Y1/LBO1/LT04;5;X6Y1/X01;X6Y1/X01/LB71;5;X6Y1/C0;X6Y1/C0/X01;5;X8Y0/LT13;X8Y18/LT30/B7;5;X8Y1/LBO1;X8Y1/LBO1/LT04;5;X8Y1/X01;X8Y1/X01/LB71;5;X8Y1/C0;X8Y1/C0/X01;5;X0Y4/LBO1;X0Y4/LBO1/LT04;5;X1Y4/X01;X1Y4/X01/LB71;5;X1Y4/C0;X1Y4/C0/X01;5;X0Y0/LT13;X0Y18/LT30/B7;5;X0Y10/LBO1;X0Y10/LBO1/LT04;5;X2Y10/X01;X2Y10/X01/LB71;5;X2Y10/C2;X2Y10/C2/X01;5",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.op_s1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": "X25Y16/F1;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u_core.op_s1_LUT2_I1_F_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X25Y16/F0;;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u_core.op_s1_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 8268 ] ,
          "attributes": {
            "ROUTING": "X25Y15/F7;;1;X25Y15/S270;X25Y15/S270/F7;1;X25Y16/X06;X25Y16/X06/S271;1;X25Y16/SEL0;X25Y16/SEL0/X06;1",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.op_s1[0]": {
          "hide_name": 0,
          "bits": [ 8266 ] ,
          "attributes": {
            "ROUTING": "X25Y16/Q2;;1;X25Y16/W130;X25Y16/W130/Q2;1;X25Y16/E270;X25Y16/E270/W130;1;X25Y16/D1;X25Y16/D1/E270;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core op_s1"
          }
        },
        "u_core.op_select[0]": {
          "hide_name": 0,
          "bits": [ 8264 ] ,
          "attributes": {
            "ROUTING": "X22Y16/N260;X22Y16/N260/N262;1;X22Y14/E260;X22Y14/E260/N262;1;X23Y14/C4;X23Y14/C4/E261;1;X25Y14/C5;X25Y14/C5/E261;1;X22Y16/E260;X22Y16/E260/N262;1;X24Y16/C7;X24Y16/C7/E262;1;X26Y13/W260;X26Y13/W260/N838;1;X24Y13/S260;X24Y13/S260/W262;1;X24Y14/E260;X24Y14/E260/S261;1;X25Y14/C6;X25Y14/C6/E261;1;X26Y13/S250;X26Y13/S250/N838;1;X26Y14/X06;X26Y14/X06/S251;1;X26Y14/C7;X26Y14/C7/X06;1;X26Y14/S200;X26Y14/S200/S101;1;X26Y16/W200;X26Y16/W200/S202;1;X25Y16/D2;X25Y16/D2/W201;1;X22Y28/N250;X22Y28/N250/E834;1;X22Y26/N830;X22Y26/N830/N252;1;X22Y18/N260;X22Y18/N260/N838;1;X22Y16/N270;X22Y16/N270/N262;1;X22Y14/X08;X22Y14/X08/N272;1;X22Y14/C5;X22Y14/C5/X08;1;X26Y13/S260;X26Y13/S260/N838;1;X26Y15/C3;X26Y15/C3/S262;1;X10Y28/Q6;;1;X10Y28/E830;X10Y28/E830/Q6;1;X18Y28/E830;X18Y28/E830/E838;1;X26Y28/S830;X26Y28/S830/E838;1;X26Y21/N830;X26Y21/N830/N838;1;X26Y13/S100;X26Y13/S100/N838;1;X26Y14/C2;X26Y14/C2/S101;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:21.24-21.33",
            "hdlname": "u_core op_select"
          }
        },
        "u_core.op_s1[1]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X25Y15/Q3;;1;X25Y15/W130;X25Y15/W130/Q3;1;X25Y15/B7;X25Y15/B7/W130;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:59.16-59.21",
            "hdlname": "u_core op_s1"
          }
        },
        "u_core.op_select[1]": {
          "hide_name": 0,
          "bits": [ 8261 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X20Y0/LT13;X24Y0/LT13;",
            "ROUTING": "X12Y28/F6;;5;X20Y20/E830;X20Y20/E830/E838;5;X24Y20/N250;X24Y20/N250/E834;5;X24Y18/B7;X24Y18/B7/N252;5;X12Y28/N830;X12Y28/N830/F6;5;X12Y20/E830;X12Y20/E830/N838;5;X20Y20/N250;X20Y20/N250/E838;5;X20Y18/B7;X20Y18/B7/N252;5;X25Y14/X08;X25Y14/X08/LB71;5;X25Y14/B5;X25Y14/B5/X08;5;X24Y14/B4;X24Y14/B4/X01;5;X24Y14/X01;X24Y14/X01/LB71;5;X24Y14/B2;X24Y14/B2/X01;5;X20Y0/LT13;X20Y18/LT30/B7;5;X20Y14/LBO1;X20Y14/LBO1/LT04;5;X22Y14/X01;X22Y14/X01/LB71;5;X22Y14/B5;X22Y14/B5/X01;5;X26Y15/X01;X26Y15/X01/LB71;5;X26Y15/B3;X26Y15/B3/X01;5;X24Y16/LBO1;X24Y16/LBO1/LT04;5;X24Y16/X05;X24Y16/X05/LB71;5;X24Y16/B7;X24Y16/B7/X05;5;X25Y14/X07;X25Y14/X07/LB71;5;X25Y14/B6;X25Y14/B6/X07;5;X26Y14/X04;X26Y14/X04/LB71;5;X26Y14/B2;X26Y14/B2/X04;5;X23Y14/X01;X23Y14/X01/LB71;5;X23Y14/B4;X23Y14/B4/X01;5;X24Y14/LBO1;X24Y14/LBO1/LT04;5;X26Y14/X07;X26Y14/X07/LB71;5;X26Y14/B7;X26Y14/B7/X07;5;X24Y0/LT13;X24Y18/LT30/B7;5;X24Y15/LBO1;X24Y15/LBO1/LT04;5;X25Y15/X06;X25Y15/X06/LB71;5;X25Y15/D3;X25Y15/D3/X06;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core op_select"
          }
        },
        "u_core.rst": {
          "hide_name": 0,
          "bits": [ 8258 ] ,
          "attributes": {
            "ROUTING": "X8Y1/LSR1;X8Y1/LSR1/X07;1;X13Y8/S810;X13Y8/S810/S808;1;X13Y16/N210;X13Y16/N210/S818;1;X13Y14/X08;X13Y14/X08/N212;1;X13Y14/LSR0;X13Y14/LSR0/X08;1;X1Y12/LSR2;X1Y12/LSR2/S271;1;X6Y1/LSR0;X6Y1/LSR0/X07;1;X1Y4/E270;X1Y4/E270/S272;1;X3Y4/E820;X3Y4/E820/E272;1;X11Y4/E820;X11Y4/E820/E828;1;X19Y4/E830;X19Y4/E830/E828;1;X27Y4/E130;X27Y4/E130/E838;1;X28Y4/E270;X28Y4/E270/E131;1;X30Y4/LSR0;X30Y4/LSR0/E272;1;X9Y7/N260;X9Y7/N260/E838;1;X9Y5/E260;X9Y5/E260/N262;1;X11Y5/X07;X11Y5/X07/E262;1;X11Y5/LSR0;X11Y5/LSR0/X07;1;X8Y21/E270;X8Y21/E270/S824;1;X9Y21/N270;X9Y21/N270/E271;1;X9Y20/LSR0;X9Y20/LSR0/N271;1;X13Y8/W200;X13Y8/W200/S808;1;X11Y8/S200;X11Y8/S200/W202;1;X11Y10/X07;X11Y10/X07/S202;1;X11Y10/LSR0;X11Y10/LSR0/X07;1;X1Y25/E250;X1Y25/E250/N252;1;X3Y25/X08;X3Y25/X08/E252;1;X3Y25/LSR1;X3Y25/LSR1/X08;1;X25Y7/S800;X25Y7/S800/E808;1;X25Y15/S200;X25Y15/S200/S808;1;X25Y16/X07;X25Y16/X07/S201;1;X25Y16/LSR1;X25Y16/LSR1/X07;1;X1Y26/X06;X1Y26/X06/N251;1;X1Y26/LSR2;X1Y26/LSR2/X06;1;X25Y0/S800;X25Y0/S800/E808;1;X25Y8/S130;X25Y8/S130/S808;1;X25Y9/S270;X25Y9/S270/S131;1;X25Y11/S270;X25Y11/S270/S272;1;X25Y13/S270;X25Y13/S270/S272;1;X25Y14/LSR1;X25Y14/LSR1/S271;1;X1Y7/E830;X1Y7/E830/S838;1;X9Y7/E830;X9Y7/E830/E838;1;X17Y7/E800;X17Y7/E800/E838;1;X25Y7/E810;X25Y7/E810/E808;1;X29Y7/N220;X29Y7/N220/E814;1;X29Y6/X07;X29Y6/X07/N221;1;X29Y6/LSR0;X29Y6/LSR0/X07;1;X29Y0/N810;X29Y0/N810/E814;1;X29Y7/S130;X29Y7/S130/S818;1;X29Y8/S270;X29Y8/S270/S131;1;X29Y10/LSR0;X29Y10/LSR0/S272;1;X1Y10/LSR2;X1Y10/LSR2/S271;1;X7Y9/S260;X7Y9/S260/E834;1;X7Y11/S260;X7Y11/S260/S262;1;X7Y13/S270;X7Y13/S270/S262;1;X7Y14/LSR0;X7Y14/LSR0/S271;1;X2Y10/LSR0;X2Y10/LSR0/E271;1;X29Y9/E270;X29Y9/E270/E262;1;X30Y9/S270;X30Y9/S270/E271;1;X30Y10/LSR0;X30Y10/LSR0/S271;1;X19Y13/E800;X19Y13/E800/E838;1;X23Y13/S200;X23Y13/S200/E804;1;X23Y14/X07;X23Y14/X07/S201;1;X23Y14/LSR1;X23Y14/LSR1/X07;1;X8Y1/W240;X8Y1/W240/S242;1;X6Y1/X07;X6Y1/X07/W242;1;X6Y1/LSR1;X6Y1/LSR1/X07;1;X23Y11/S270;X23Y11/S270/E272;1;X23Y13/S270;X23Y13/S270/S272;1;X23Y14/LSR0;X23Y14/LSR0/S271;1;X13Y0/S800;X13Y0/S800/E804;1;X13Y4/E200;X13Y4/E200/S804;1;X14Y4/X05;X14Y4/X05/E201;1;X14Y4/LSR0;X14Y4/LSR0/X05;1;X21Y0/S800;X21Y0/S800/E804;1;X21Y8/S130;X21Y8/S130/S808;1;X21Y9/S270;X21Y9/S270/S131;1;X21Y11/E270;X21Y11/E270/S272;1;X22Y11/LSR0;X22Y11/LSR0/E271;1;X7Y26/X08;X7Y26/X08/E252;1;X7Y26/LSR0;X7Y26/LSR0/X08;1;X1Y12/LSR0;X1Y12/LSR0/S271;1;X24Y11/S250;X24Y11/S250/E251;1;X24Y13/S250;X24Y13/S250/S252;1;X24Y14/X06;X24Y14/X06/S251;1;X24Y14/LSR0;X24Y14/LSR0/X06;1;X31Y9/E200;X31Y9/E200/E252;1;X32Y9/X05;X32Y9/X05/E201;1;X32Y9/LSR0;X32Y9/LSR0/X05;1;X9Y0/E800;X9Y0/E800/E838;1;X17Y0/E800;X17Y0/E800/E808;1;X25Y0/E810;X25Y0/E810/E808;1;X29Y0/S210;X29Y0/S210/E814;1;X29Y2/E210;X29Y2/E210/S212;1;X30Y2/LSR0;X30Y2/LSR0/E211;1;X5Y15/S820;X5Y15/S820/S272;1;X5Y23/S830;X5Y23/S830/S828;1;X5Y26/W250;X5Y26/W250/N838;1;X4Y26/X08;X4Y26/X08/W251;1;X4Y26/LSR0;X4Y26/LSR0/X08;1;X1Y25/X06;X1Y25/X06/N252;1;X1Y25/LSR0;X1Y25/LSR0/X06;1;X23Y9/S250;X23Y9/S250/E834;1;X23Y11/E250;X23Y11/E250/S252;1;X25Y11/X08;X25Y11/X08/E252;1;X25Y11/LSR0;X25Y11/LSR0/X08;1;X17Y3/S230;X17Y3/S230/E808;1;X17Y4/W230;X17Y4/W230/S231;1;X16Y4/X06;X16Y4/X06/W231;1;X16Y4/LSR0;X16Y4/LSR0/X06;1;X14Y15/E820;X14Y15/E820/E272;1;X22Y15/E130;X22Y15/E130/E828;1;X23Y15/E270;X23Y15/E270/E131;1;X25Y15/LSR0;X25Y15/LSR0/E272;1;X19Y9/E130;X19Y9/E130/E838;1;X20Y9/E270;X20Y9/E270/E131;1;X22Y9/S270;X22Y9/S270/E272;1;X22Y10/LSR0;X22Y10/LSR0/S271;1;X12Y13/N270;X12Y13/N270/E272;1;X12Y11/E270;X12Y11/E270/N272;1;X14Y11/LSR0;X14Y11/LSR0/E272;1;X9Y1/LSR1;X9Y1/LSR1/X05;1;X12Y13/S270;X12Y13/S270/E272;1;X12Y15/E270;X12Y15/E270/S272;1;X14Y15/LSR0;X14Y15/LSR0/E272;1;X1Y27/N250;X1Y27/N250/S838;1;X1Y26/A0;X1Y26/A0/N251;1;X9Y0/N260;X9Y0/N260/E838;1;X9Y1/X05;X9Y1/X05/S262;1;X9Y1/LSR0;X9Y1/LSR0/X05;1;X1Y10/E270;X1Y10/E270/S271;1;X2Y10/LSR1;X2Y10/LSR1/E271;1;X5Y12/E260;X5Y12/E260/S834;1;X6Y12/S260;X6Y12/S260/E261;1;X6Y13/X05;X6Y13/X05/S261;1;X6Y13/LSR0;X6Y13/LSR0/X05;1;X3Y13/E270;X3Y13/E270/E272;1;X5Y13/S270;X5Y13/S270/E272;1;X5Y14/E270;X5Y14/E270/S271;1;X6Y14/LSR0;X6Y14/LSR0/E271;1;X5Y0/S830;X5Y0/S830/E834;1;X5Y8/S830;X5Y8/S830/S838;1;X5Y16/S830;X5Y16/S830/S838;1;X5Y24/S250;X5Y24/S250/S838;1;X5Y26/E250;X5Y26/E250/S252;1;X6Y26/X08;X6Y26/X08/E251;1;X6Y26/LSR0;X6Y26/LSR0/X08;1;X20Y13/E270;X20Y13/E270/E828;1;X22Y13/LSR0;X22Y13/LSR0/E272;1;X27Y9/E260;X27Y9/E260/E838;1;X29Y9/S260;X29Y9/S260/E262;1;X29Y10/X05;X29Y10/X05/S261;1;X29Y10/LSR1;X29Y10/LSR1/X05;1;X28Y13/W270;X28Y13/W270/E828;1;X27Y13/N270;X27Y13/N270/W271;1;X27Y12/LSR0;X27Y12/LSR0/N271;1;X8Y5/E820;X8Y5/E820/S824;1;X16Y5/E830;X16Y5/E830/E828;1;X24Y5/E250;X24Y5/E250/E838;1;X26Y5/E200;X26Y5/E200/E252;1;X28Y5/E210;X28Y5/E210/E202;1;X29Y5/LSR0;X29Y5/LSR0/E211;1;X28Y13/N270;X28Y13/N270/E828;1;X28Y11/LSR0;X28Y11/LSR0/N272;1;X1Y11/LSR0;X1Y11/LSR0/S272;1;X1Y3/E830;X1Y3/E830/S834;1;X9Y3/E800;X9Y3/E800/E838;1;X17Y3/E810;X17Y3/E810/E808;1;X25Y3/E820;X25Y3/E820/E818;1;X29Y3/S270;X29Y3/S270/E824;1;X29Y4/LSR0;X29Y4/LSR0/S271;1;X12Y13/E820;X12Y13/E820/E272;1;X20Y13/E820;X20Y13/E820/E828;1;X24Y13/S270;X24Y13/S270/E824;1;X24Y15/E270;X24Y15/E270/S272;1;X25Y15/LSR1;X25Y15/LSR1/E271;1;X1Y12/LSR1;X1Y12/LSR1/S271;1;X8Y13/E270;X8Y13/E270/S824;1;X10Y13/E270;X10Y13/E270/E272;1;X11Y13/LSR0;X11Y13/LSR0/E271;1;X1Y9/E260;X1Y9/E260/S262;1;X3Y9/E830;X3Y9/E830/E262;1;X11Y9/E830;X11Y9/E830/E838;1;X19Y9/E830;X19Y9/E830/E838;1;X27Y9/E250;X27Y9/E250/E838;1;X29Y9/E250;X29Y9/E250/E252;1;X31Y9/X08;X31Y9/X08/E252;1;X31Y9/LSR0;X31Y9/LSR0/X08;1;X8Y1/S820;X8Y1/S820/S242;1;X8Y9/S820;X8Y9/S820/S828;1;X8Y17/S820;X8Y17/S820/S828;1;X8Y25/W270;X8Y25/W270/S828;1;X7Y25/S270;X7Y25/S270/W271;1;X7Y26/LSR1;X7Y26/LSR1/S271;1;X1Y26/E260;X1Y26/E260/N261;1;X3Y26/E270;X3Y26/E270/E262;1;X4Y26/LSR2;X4Y26/LSR2/E271;1;X1Y4/LSR1;X1Y4/LSR1/S272;1;X1Y11/LSR1;X1Y11/LSR1/S272;1;X1Y11/S270;X1Y11/S270/S272;1;X1Y13/E270;X1Y13/E270/S272;1;X3Y13/E820;X3Y13/E820/E272;1;X11Y13/E830;X11Y13/E830/E828;1;X19Y13/E260;X19Y13/E260/E838;1;X21Y13/E270;X21Y13/E270/E262;1;X23Y13/LSR1;X23Y13/LSR1/E272;1;X1Y25/E260;X1Y25/E260/N262;1;X3Y25/X07;X3Y25/X07/E262;1;X3Y25/LSR0;X3Y25/LSR0/X07;1;X1Y11/S820;X1Y11/S820/S272;1;X1Y19/S830;X1Y19/S830/S828;1;X1Y27/N260;X1Y27/N260/S838;1;X1Y25/X07;X1Y25/X07/N262;1;X1Y25/LSR2;X1Y25/LSR2/X07;1;X1Y0/E830;X1Y0/E830/F6;1;X9Y0/W100;X9Y0/W100/E838;1;X8Y0/N240;X8Y0/N240/W101;1;X8Y1/X07;X8Y1/X07/S242;1;X8Y1/LSR0;X8Y1/LSR0/X07;1;X1Y0/S260;X1Y0/S260/F6;1;X1Y2/S270;X1Y2/S270/S262;1;X1Y4/LSR0;X1Y4/LSR0/S272;1;X1Y0/F6;;1;X1Y0/N830;X1Y0/N830/F6;1;X1Y7/S260;X1Y7/S260/S838;1;X1Y9/S270;X1Y9/S270/S262;1;X1Y10/LSR0;X1Y10/LSR0/S271;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:20.24-20.27",
            "hdlname": "u_core rst"
          }
        },
        "u_core.op_s1[2]": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X25Y15/Q1;;1;X25Y15/E130;X25Y15/E130/Q1;1;X25Y15/A7;X25Y15/A7/E130;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:59.16-59.21",
            "hdlname": "u_core op_s1"
          }
        },
        "u_core.op_select[2]": {
          "hide_name": 0,
          "bits": [ 8256 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X21Y0/LT13;X25Y0/LT13;",
            "ROUTING": "X12Y28/Q6;;5;X12Y28/E830;X12Y28/E830/Q6;5;X16Y28/N250;X16Y28/N250/E834;5;X16Y26/N830;X16Y26/N830/N252;5;X16Y18/E830;X16Y18/E830/N838;5;X24Y18/E130;X24Y18/E130/E838;5;X25Y18/B7;X25Y18/B7/E131;5;X12Y28/N260;X12Y28/N260/Q6;5;X12Y26/N830;X12Y26/N830/N262;5;X12Y18/E830;X12Y18/E830/N838;5;X20Y18/E130;X20Y18/E130/E838;5;X21Y18/B7;X21Y18/B7/E131;5;X25Y14/X06;X25Y14/X06/LB61;5;X25Y14/A5;X25Y14/A5/X06;5;X24Y14/X05;X24Y14/X05/LB61;5;X24Y14/A4;X24Y14/A4/X05;5;X24Y14/X02;X24Y14/X02/LB61;5;X24Y14/A2;X24Y14/A2/X02;5;X22Y14/X05;X22Y14/X05/LB61;5;X22Y14/A5;X22Y14/A5/X05;5;X26Y15/X02;X26Y15/X02/LB61;5;X26Y15/A3;X26Y15/A3/X02;5;X25Y16/LBO1;X25Y16/LBO1/LT04;5;X24Y16/X01;X24Y16/X01/LB61;5;X24Y16/A7;X24Y16/A7/X01;5;X25Y14/X03;X25Y14/X03/LB61;5;X25Y14/A6;X25Y14/A6/X03;5;X26Y14/X02;X26Y14/X02/LB61;5;X26Y14/A2;X26Y14/A2/X02;5;X21Y0/LT13;X21Y18/LT30/B7;5;X21Y14/LBO1;X21Y14/LBO1/LT04;5;X23Y14/X05;X23Y14/X05/LB61;5;X23Y14/A4;X23Y14/A4/X05;5;X25Y14/LBO1;X25Y14/LBO1/LT04;5;X26Y14/X03;X26Y14/X03/LB61;5;X26Y14/A7;X26Y14/A7/X03;5;X25Y0/LT13;X25Y18/LT30/B7;5;X25Y15/LBO1;X25Y15/LBO1/LT04;5;X25Y15/X03;X25Y15/X03/LB61;5;X25Y15/D1;X25Y15/D1/X03;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core op_select"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT[35]": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT[34]": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT[33]": {
          "hide_name": 0,
          "bits": [ 8212 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT[32]": {
          "hide_name": 0,
          "bits": [ 8210 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:148.7-152.6|/usr/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/bin/../share/yosys/gowin/dsp_map.v:26.68-26.69"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[13]": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X33Y18/Q0;;1;X33Y18/W200;X33Y18/W200/Q0;1;X31Y18/W210;X31Y18/W210/W202;1;X29Y18/N210;X29Y18/N210/W212;1;X29Y17/B2;X29Y17/B2/N211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[12]": {
          "hide_name": 0,
          "bits": [ 8206 ] ,
          "attributes": {
            "ROUTING": "X33Y18/F0;;1;X33Y18/W800;X33Y18/W800/F0;1;X29Y18/N230;X29Y18/N230/W804;1;X29Y17/B1;X29Y17/B1/N231;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[11]": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X32Y18/Q3;;1;X32Y18/N100;X32Y18/N100/Q3;1;X32Y17/W200;X32Y17/W200/N101;1;X30Y17/W210;X30Y17/W210/W202;1;X29Y17/B0;X29Y17/B0/W211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[10]": {
          "hide_name": 0,
          "bits": [ 8202 ] ,
          "attributes": {
            "ROUTING": "X32Y18/F3;;1;X32Y18/S130;X32Y18/S130/F3;1;X32Y19/W830;X32Y19/W830/S131;1;X28Y19/N250;X28Y19/N250/W834;1;X28Y17/B5;X28Y17/B5/N252;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[9]": {
          "hide_name": 0,
          "bits": [ 8200 ] ,
          "attributes": {
            "ROUTING": "X32Y18/Q2;;1;X32Y18/W100;X32Y18/W100/Q2;1;X31Y18/N200;X31Y18/N200/W101;1;X31Y17/W200;X31Y17/W200/N201;1;X29Y17/W210;X29Y17/W210/W202;1;X28Y17/B4;X28Y17/B4/W211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[8]": {
          "hide_name": 0,
          "bits": [ 8198 ] ,
          "attributes": {
            "ROUTING": "X32Y18/F2;;1;X32Y18/EW20;X32Y18/EW20/F2;1;X31Y18/N220;X31Y18/N220/W121;1;X31Y17/W220;X31Y17/W220/N221;1;X29Y17/W230;X29Y17/W230/W222;1;X28Y17/B3;X28Y17/B3/W231;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[7]": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X32Y18/Q1;;1;X32Y18/W810;X32Y18/W810/Q1;1;X28Y18/N220;X28Y18/N220/W814;1;X28Y17/X01;X28Y17/X01/N221;1;X28Y17/B2;X28Y17/B2/X01;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[6]": {
          "hide_name": 0,
          "bits": [ 8194 ] ,
          "attributes": {
            "ROUTING": "X32Y18/F1;;1;X32Y18/SN20;X32Y18/SN20/F1;1;X32Y17/W220;X32Y17/W220/N121;1;X30Y17/W230;X30Y17/W230/W222;1;X28Y17/B1;X28Y17/B1/W232;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[5]": {
          "hide_name": 0,
          "bits": [ 8192 ] ,
          "attributes": {
            "ROUTING": "X31Y18/Q4;;1;X31Y18/EW10;X31Y18/EW10/Q4;1;X30Y18/W210;X30Y18/W210/W111;1;X28Y18/N210;X28Y18/N210/W212;1;X28Y17/B0;X28Y17/B0/N211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[4]": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": "X31Y18/F4;;1;X31Y18/SN20;X31Y18/SN20/F4;1;X31Y17/W820;X31Y17/W820/N121;1;X27Y17/N240;X27Y17/N240/W824;1;X27Y17/B5;X27Y17/B5/N240;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[3]": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": "X31Y18/Q3;;1;X31Y18/W800;X31Y18/W800/Q3;1;X27Y18/N200;X27Y18/N200/W804;1;X27Y17/X01;X27Y17/X01/N201;1;X27Y17/B4;X27Y17/B4/X01;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[2]": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X31Y18/F3;;1;X31Y18/N130;X31Y18/N130/F3;1;X31Y17/W830;X31Y17/W830/N131;1;X27Y17/S250;X27Y17/S250/W834;1;X27Y17/B3;X27Y17/B3/S250;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[1]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X31Y18/Q2;;1;X31Y18/W220;X31Y18/W220/Q2;1;X29Y18/W230;X29Y18/W230/W222;1;X27Y18/N230;X27Y18/N230/W232;1;X27Y17/B2;X27Y17/B2/N231;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_DOUT_1[0]": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": "X31Y18/F2;;1;X31Y18/W810;X31Y18/W810/F2;1;X27Y18/N210;X27Y18/N210/W814;1;X27Y17/B1;X27Y17/B1/N211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:173.32-173.125|/usr/bin/../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full[17]": {
          "hide_name": 0,
          "bits": [ 8179 ] ,
          "attributes": {
            "ROUTING": "X23Y10/S230;X23Y10/S230/W231;1;X23Y11/B0;X23Y11/B0/S231;1;X24Y10/S130;X24Y10/S130/N808;1;X24Y11/A1;X24Y11/A1/S131;1;X32Y18/Q0;;1;X32Y18/W800;X32Y18/W800/Q0;1;X24Y18/N800;X24Y18/N800/W808;1;X24Y10/W230;X24Y10/W230/N808;1;X23Y10/B2;X23Y10/B2/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core mul_result"
          }
        },
        "u_core.mul_full[16]": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": "X24Y10/W130;X24Y10/W130/W808;1;X23Y10/S270;X23Y10/S270/W131;1;X23Y11/A0;X23Y11/A0/S271;1;X32Y10/W800;X32Y10/W800/N808;1;X24Y10/W200;X24Y10/W200/W808;1;X23Y10/X05;X23Y10/X05/W201;1;X23Y10/B1;X23Y10/B1/X05;1;X32Y18/F0;;1;X32Y18/N800;X32Y18/N800/F0;1;X32Y14/W800;X32Y14/W800/N804;1;X24Y14/E100;X24Y14/E100/W808;1;X24Y14/A5;X24Y14/A5/E100;1",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:75.24-75.34",
            "hdlname": "u_core mul_result"
          }
        },
        "u_core.mul_full[15]": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[14]": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[13]": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[12]": {
          "hide_name": 0,
          "bits": [ 8167 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[11]": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[10]": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[9]": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[8]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[7]": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[6]": {
          "hide_name": 0,
          "bits": [ 8155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[5]": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[4]": {
          "hide_name": 0,
          "bits": [ 8151 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[3]": {
          "hide_name": 0,
          "bits": [ 8149 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[2]": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[1]": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full[0]": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:74.24-74.32",
            "hdlname": "u_core mul_full"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[17]": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F6;;1;X28Y15/E830;X28Y15/E830/F6;1;X32Y15/S250;X32Y15/S250/E834;1;X32Y17/S200;X32Y17/S200/S252;1;X32Y18/E200;X32Y18/E200/S201;1;X33Y18/D1;X33Y18/D1/E201;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[16]": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": "X31Y12/F5;;1;X31Y12/E130;X31Y12/E130/F5;1;X32Y12/S830;X32Y12/S830/E131;1;X32Y20/N260;X32Y20/N260/S838;1;X32Y18/E260;X32Y18/E260/N262;1;X33Y18/C1;X33Y18/C1/E261;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[15]": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F3;;1;X30Y12/S800;X30Y12/S800/F3;1;X30Y20/N200;X30Y20/N200/S808;1;X30Y18/E200;X30Y18/E200/N202;1;X32Y18/E210;X32Y18/E210/E202;1;X33Y18/B1;X33Y18/B1/E211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[14]": {
          "hide_name": 0,
          "bits": [ 8117 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F6;;1;X29Y13/S830;X29Y13/S830/F6;1;X29Y17/E830;X29Y17/E830/S834;1;X33Y17/S250;X33Y17/S250/E834;1;X33Y18/A1;X33Y18/A1/S251;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[13]": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X31Y12/F6;;1;X31Y12/S830;X31Y12/S830/F6;1;X31Y20/E260;X31Y20/E260/S838;1;X33Y20/N260;X33Y20/N260/E262;1;X33Y18/X03;X33Y18/X03/N262;1;X33Y18/D0;X33Y18/D0/X03;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[12]": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X31Y10/F0;;1;X31Y10/S800;X31Y10/S800/F0;1;X31Y18/E230;X31Y18/E230/S808;1;X33Y18/X02;X33Y18/X02/E232;1;X33Y18/C0;X33Y18/C0/X02;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[11]": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": "X31Y12/F2;;1;X31Y12/EW10;X31Y12/EW10/F2;1;X32Y12/S810;X32Y12/S810/E111;1;X32Y20/N220;X32Y20/N220/S818;1;X32Y18/X07;X32Y18/X07/N222;1;X32Y18/B1;X32Y18/B1/X07;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[10]": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F0;;1;X29Y11/S800;X29Y11/S800/F0;1;X29Y19/N100;X29Y19/N100/S808;1;X29Y18/E240;X29Y18/E240/N101;1;X31Y18/E250;X31Y18/E250/E242;1;X32Y18/A1;X32Y18/A1/E251;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[9]": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F1;;1;X30Y12/S210;X30Y12/S210/F1;1;X30Y14/S810;X30Y14/S810/S212;1;X30Y18/E220;X30Y18/E220/S814;1;X32Y18/D0;X32Y18/D0/E222;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[8]": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X31Y10/F3;;1;X31Y10/EW10;X31Y10/EW10/F3;1;X32Y10/S810;X32Y10/S810/E111;1;X32Y18/N220;X32Y18/N220/S818;1;X32Y18/C0;X32Y18/C0/N220;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[7]": {
          "hide_name": 0,
          "bits": [ 8103 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F2;;1;X30Y12/S810;X30Y12/S810/F2;1;X30Y20/N210;X30Y20/N210/S818;1;X30Y18/E210;X30Y18/E210/N212;1;X32Y18/B0;X32Y18/B0/E212;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[6]": {
          "hide_name": 0,
          "bits": [ 8101 ] ,
          "attributes": {
            "ROUTING": "X31Y11/F3;;1;X31Y11/S800;X31Y11/S800/F3;1;X31Y19/N100;X31Y19/N100/S808;1;X31Y18/E200;X31Y18/E200/N101;1;X32Y18/X01;X32Y18/X01/E201;1;X32Y18/A0;X32Y18/A0/X01;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[5]": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F1;;1;X29Y13/S810;X29Y13/S810/F1;1;X29Y17/E210;X29Y17/E210/S814;1;X31Y17/S210;X31Y17/S210/E212;1;X31Y18/B1;X31Y18/B1/S211;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[4]": {
          "hide_name": 0,
          "bits": [ 8097 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F6;;1;X30Y12/E100;X30Y12/E100/F6;1;X31Y12/S800;X31Y12/S800/E101;1;X31Y20/N200;X31Y20/N200/S808;1;X31Y18/X01;X31Y18/X01/N202;1;X31Y18/A1;X31Y18/A1/X01;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[3]": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X31Y11/F0;;1;X31Y11/SN10;X31Y11/SN10/F0;1;X31Y12/S810;X31Y12/S810/S111;1;X31Y20/N220;X31Y20/N220/S818;1;X31Y18/D0;X31Y18/D0/N222;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[2]": {
          "hide_name": 0,
          "bits": [ 8093 ] ,
          "attributes": {
            "ROUTING": "X28Y14/F0;;1;X28Y14/S200;X28Y14/S200/F0;1;X28Y16/S210;X28Y16/S210/S202;1;X28Y18/E210;X28Y18/E210/S212;1;X30Y18/E240;X30Y18/E240/E212;1;X31Y18/C0;X31Y18/C0/E241;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[1]": {
          "hide_name": 0,
          "bits": [ 8091 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F6;;1;X31Y13/SN10;X31Y13/SN10/F6;1;X31Y14/S210;X31Y14/S210/S111;1;X31Y16/S210;X31Y16/S210/S212;1;X31Y18/B0;X31Y18/B0/S212;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u_core.mul_full_MULT18X18_DOUT_A[0]": {
          "hide_name": 0,
          "bits": [ 8089 ] ,
          "attributes": {
            "ROUTING": "X30Y15/F4;;1;X30Y15/EW10;X30Y15/EW10/F4;1;X31Y15/S250;X31Y15/S250/E111;1;X31Y17/S250;X31Y17/S250/S252;1;X31Y18/A0;X31Y18/A0/S251;1",
            "src": "/usr/bin/../share/yosys/mul2dsp.v:312.5-316.4|/usr/bin/../share/yosys/mul2dsp.v:104.5-108.4|/usr/bin/../share/yosys/mul2dsp.v:61.22-61.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9598 ] ,
          "attributes": {
            "ROUTING": "X24Y10/D1;X24Y10/D1/S202;1;X24Y8/S200;X24Y8/S200/S252;1;X24Y6/S250;X24Y6/S250/VSS;1;X24Y6/VSS;;1;X24Y10/D3;X24Y10/D3/S201;1;X24Y9/S200;X24Y9/S200/VSS;1;X30Y18/LSR1;X30Y18/LSR1/W212;1;X32Y18/W210;X32Y18/W210/VSS;1;X32Y18/VSS;;1;X23Y10/D1;X23Y10/D1/X06;1;X23Y10/X06;X23Y10/X06/E212;1;X21Y10/E210;X21Y10/E210/VSS;1;X21Y10/VSS;;1;X10Y28/C6;X10Y28/C6/S230;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/VSS;;1;X28Y10/D0;X28Y10/D0/E270;1;X28Y10/E270;X28Y10/E270/VSS;1;X1Y28/C6;X1Y28/C6/X06;1;X1Y28/X06;X1Y28/X06/S272;1;X1Y26/S270;X1Y26/S270/VSS;1;X1Y26/VSS;;1;X26Y10/D3;X26Y10/D3/E222;1;X24Y10/E220;X24Y10/E220/E272;1;X22Y10/E270;X22Y10/E270/VSS;1;X22Y10/VSS;;1;X7Y28/D6;X7Y28/D6/X02;1;X7Y28/X02;X7Y28/X02/W231;1;X8Y28/W230;X8Y28/W230/VSS;1;X8Y28/VSS;;1;X23Y10/D4;X23Y10/D4/W270;1;X23Y10/W270;X23Y10/W270/VSS;1;X24Y10/D2;X24Y10/D2/S270;1;X24Y10/S270;X24Y10/S270/VSS;1;X23Y10/D2;X23Y10/D2/X08;1;X23Y10/X08;X23Y10/X08/S252;1;X23Y8/S250;X23Y8/S250/VSS;1;X23Y8/VSS;;1;X7Y28/C6;X7Y28/C6/S221;1;X7Y27/S220;X7Y27/S220/VSS;1;X7Y27/VSS;;1;X28Y18/LSR0;X28Y18/LSR0/E271;1;X27Y18/E270;X27Y18/E270/VSS;1;X27Y18/VSS;;1;X27Y10/D4;X27Y10/D4/X02;1;X27Y10/X02;X27Y10/X02/N211;1;X27Y11/N210;X27Y11/N210/VSS;1;X27Y11/VSS;;1;X25Y10/D5;X25Y10/D5/S261;1;X25Y9/S260;X25Y9/S260/VSS;1;X26Y10/D1;X26Y10/D1/S221;1;X26Y9/S220;X26Y9/S220/VSS;1;X33Y9/A1;X33Y9/A1/W252;1;X35Y9/W250;X35Y9/W250/VSS;1;X35Y9/VSS;;1;X30Y18/LSR0;X30Y18/LSR0/N271;1;X30Y19/N270;X30Y19/N270/VSS;1;X30Y19/VSS;;1;X33Y9/CE0;X33Y9/CE0/S212;1;X33Y7/S210;X33Y7/S210/VSS;1;X33Y7/VSS;;1;X32Y9/C0;X32Y9/C0/E262;1;X30Y9/E260;X30Y9/E260/VSS;1;X26Y10/D4;X26Y10/D4/S261;1;X26Y9/S260;X26Y9/S260/VSS;1;X28Y18/LSR1;X28Y18/LSR1/N272;1;X28Y20/N270;X28Y20/N270/VSS;1;X28Y20/VSS;;1;X28Y10/D4;X28Y10/D4/X02;1;X28Y10/X02;X28Y10/X02/S272;1;X28Y8/S270;X28Y8/S270/VSS;1;X28Y8/VSS;;1;X25Y10/D4;X25Y10/D4/X02;1;X25Y10/X02;X25Y10/X02/N212;1;X25Y12/N210;X25Y12/N210/VSS;1;X25Y12/VSS;;1;X33Y9/CE1;X33Y9/CE1/N212;1;X33Y11/N210;X33Y11/N210/VSS;1;X33Y11/VSS;;1;X32Y9/LSR1;X32Y9/LSR1/W212;1;X34Y9/W210;X34Y9/W210/VSS;1;X10Y28/D6;X10Y28/D6/S261;1;X10Y27/S260;X10Y27/S260/VSS;1;X10Y27/VSS;;1;X32Y9/C3;X32Y9/C3/X02;1;X32Y9/X02;X32Y9/X02/S211;1;X32Y8/S210;X32Y8/S210/VSS;1;X32Y8/VSS;;1;X31Y9/CE2;X31Y9/CE2/N212;1;X31Y11/N210;X31Y11/N210/VSS;1;X31Y11/VSS;;1;X32Y9/C6;X32Y9/C6/W262;1;X34Y9/W260;X34Y9/W260/VSS;1;X28Y10/D3;X28Y10/D3/S202;1;X28Y8/S200;X28Y8/S200/S252;1;X28Y6/S250;X28Y6/S250/VSS;1;X28Y6/VSS;;1;X24Y10/D4;X24Y10/D4/S241;1;X24Y9/S240;X24Y9/S240/VSS;1;X28Y10/D2;X28Y10/D2/S270;1;X28Y10/S270;X28Y10/S270/VSS;1;X28Y10/VSS;;1;X29Y18/CLK0;X29Y18/CLK0/W241;1;X30Y18/W240;X30Y18/W240/VSS;1;X30Y18/VSS;;1;X31Y18/LSR0;X31Y18/LSR0/N271;1;X31Y19/N270;X31Y19/N270/VSS;1;X31Y19/VSS;;1;X27Y10/D1;X27Y10/D1/E202;1;X25Y10/E200;X25Y10/E200/E252;1;X23Y10/E250;X23Y10/E250/VSS;1;X23Y10/VSS;;1;X32Y18/CE0;X32Y18/CE0/N212;1;X32Y20/N210;X32Y20/N210/VSS;1;X32Y20/VSS;;1;X27Y10/D3;X27Y10/D3/N201;1;X27Y11/N200;X27Y11/N200/N252;1;X27Y13/N250;X27Y13/N250/VSS;1;X27Y13/VSS;;1;X31Y9/LSR1;X31Y9/LSR1/S271;1;X31Y8/S270;X31Y8/S270/VSS;1;X31Y8/VSS;;1;X29Y18/CE0;X29Y18/CE0/S212;1;X29Y16/S210;X29Y16/S210/VSS;1;X29Y16/VSS;;1;X33Y9/A2;X33Y9/A2/S251;1;X33Y8/S250;X33Y8/S250/VSS;1;X33Y8/VSS;;1;X32Y9/A3;X32Y9/A3/E271;1;X31Y9/E270;X31Y9/E270/VSS;1;X31Y9/VSS;;1;X32Y9/C5;X32Y9/C5/W242;1;X34Y9/W240;X34Y9/W240/VSS;1;X34Y9/VSS;;1;X28Y10/D1;X28Y10/D1/X06;1;X28Y10/X06;X28Y10/X06/N252;1;X28Y12/N250;X28Y12/N250/VSS;1;X28Y12/VSS;;1;X3Y28/D6;X3Y28/D6/X04;1;X3Y28/X04;X3Y28/X04/W272;1;X5Y28/W270;X5Y28/W270/VSS;1;X5Y28/VSS;;1;X33Y9/A0;X33Y9/A0/E251;1;X32Y9/E250;X32Y9/E250/VSS;1;X32Y9/VSS;;1;X28Y10/D5;X28Y10/D5/S241;1;X28Y9/S240;X28Y9/S240/VSS;1;X28Y9/VSS;;1;X32Y9/CE2;X32Y9/CE2/N212;1;X32Y11/N210;X32Y11/N210/VSS;1;X32Y11/VSS;;1;X32Y9/LSR2;X32Y9/LSR2/N271;1;X32Y10/N270;X32Y10/N270/VSS;1;X32Y10/VSS;;1;X25Y10/D1;X25Y10/D1/S201;1;X25Y9/S200;X25Y9/S200/VSS;1;X24Y10/D5;X24Y10/D5/W270;1;X24Y10/W270;X24Y10/W270/VSS;1;X24Y10/VSS;;1;X32Y9/C4;X32Y9/C4/X08;1;X32Y9/X08;X32Y9/X08/S232;1;X32Y7/S230;X32Y7/S230/VSS;1;X32Y7/VSS;;1;X1Y28/D6;X1Y28/D6/X04;1;X1Y28/X04;X1Y28/X04/W271;1;X2Y28/W270;X2Y28/W270/VSS;1;X2Y28/VSS;;1;X27Y10/D0;X27Y10/D0/X06;1;X27Y10/X06;X27Y10/X06/W212;1;X29Y10/W210;X29Y10/W210/VSS;1;X29Y10/VSS;;1;X25Y10/D2;X25Y10/D2/S270;1;X25Y10/S270;X25Y10/S270/VSS;1;X25Y10/VSS;;1;X26Y10/D2;X26Y10/D2/S270;1;X26Y10/S270;X26Y10/S270/VSS;1;X26Y10/VSS;;1;X27Y10/D5;X27Y10/D5/W270;1;X27Y10/W270;X27Y10/W270/VSS;1;X27Y10/VSS;;1;X25Y10/D3;X25Y10/D3/X06;1;X25Y10/X06;X25Y10/X06/S252;1;X25Y8/S250;X25Y8/S250/VSS;1;X25Y8/VSS;;1;X33Y9/A3;X33Y9/A3/N271;1;X33Y10/N270;X33Y10/N270/VSS;1;X33Y10/VSS;;1;X23Y10/D5;X23Y10/D5/X02;1;X23Y10/X02;X23Y10/X02/N211;1;X23Y11/N210;X23Y11/N210/VSS;1;X23Y11/VSS;;1;X25Y10/D0;X25Y10/D0/S221;1;X25Y9/S220;X25Y9/S220/VSS;1;X25Y9/VSS;;1;X23Y10/D3;X23Y10/D3/S221;1;X23Y9/S220;X23Y9/S220/VSS;1;X23Y9/VSS;;1;X32Y9/C7;X32Y9/C7/W261;1;X33Y9/W260;X33Y9/W260/VSS;1;X33Y9/VSS;;1;X24Y10/D0;X24Y10/D0/S221;1;X24Y9/S220;X24Y9/S220/VSS;1;X24Y9/VSS;;1;X27Y10/D2;X27Y10/D2/S221;1;X27Y9/S220;X27Y9/S220/VSS;1;X27Y9/VSS;;1;X3Y28/C6;X3Y28/C6/S230;1;X3Y28/S230;X3Y28/S230/VSS;1;X3Y28/VSS;;1;X26Y10/D5;X26Y10/D5/S241;1;X26Y9/S240;X26Y9/S240/VSS;1;X26Y9/VSS;;1;X31Y9/LSR2;X31Y9/LSR2/E271;1;X30Y9/E270;X30Y9/E270/VSS;1;X30Y9/VSS;;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9597 ] ,
          "attributes": {
            "ROUTING": "X32Y18/CE1;X32Y18/CE1/VCC;1;X32Y18/VCC;;1;X24Y10/C1;X24Y10/C1/E261;1;X23Y10/E260;X23Y10/E260/VCC;1;X25Y12/C4;X25Y12/C4/E262;1;X23Y12/E260;X23Y12/E260/VCC;1;X23Y10/C0;X23Y10/C0/S261;1;X23Y9/S260;X23Y9/S260/VCC;1;X26Y12/D3;X26Y12/D3/E260;1;X26Y12/E260;X26Y12/E260/VCC;1;X24Y10/C0;X24Y10/C0/N262;1;X24Y12/N260;X24Y12/N260/VCC;1;X26Y12/D0;X26Y12/D0/N221;1;X26Y13/N220;X26Y13/N220/VCC;1;X26Y10/C0;X26Y10/C0/N220;1;X26Y12/C4;X26Y12/C4/W261;1;X27Y12/W260;X27Y12/W260/VCC;1;X29Y17/C2;X29Y17/C2/W242;1;X31Y17/W240;X31Y17/W240/VCC;1;X31Y17/VCC;;1;X27Y13/C0;X27Y13/C0/S262;1;X27Y11/S260;X27Y11/S260/VCC;1;X23Y10/C2;X23Y10/C2/E242;1;X21Y10/E240;X21Y10/E240/VCC;1;X21Y10/VCC;;1;X26Y13/D1;X26Y13/D1/E270;1;X26Y13/E270;X26Y13/E270/VCC;1;X27Y13/D2;X27Y13/D2/W130;1;X27Y13/W130;X27Y13/W130/W818;1;X35Y13/W810;X35Y13/W810/VCC;1;X35Y13/VCC;;1;X27Y13/C4;X27Y13/C4/S221;1;X27Y12/S220;X27Y12/S220/VCC;1;X27Y10/C4;X27Y10/C4/S202;1;X27Y8/S200;X27Y8/S200/VCC;1;X28Y13/C4;X28Y13/C4/N221;1;X28Y14/N220;X28Y14/N220/VCC;1;X25Y13/E220;X25Y13/E220/VCC;1;X25Y12/D1;X25Y12/D1/N201;1;X25Y13/N200;X25Y13/N200/VCC;1;X24Y12/D2;X24Y12/D2/S222;1;X24Y10/S220;X24Y10/S220/VCC;1;X25Y10/C0;X25Y10/C0/S242;1;X25Y8/S240;X25Y8/S240/VCC;1;X28Y13/D5;X28Y13/D5/N242;1;X28Y15/N240;X28Y15/N240/VCC;1;X27Y13/D1;X27Y13/D1/S222;1;X27Y11/S220;X27Y11/S220/W222;1;X29Y11/W220;X29Y11/W220/VCC;1;X29Y11/VCC;;1;X30Y13/C3;X30Y13/C3/E262;1;X28Y13/E260;X28Y13/E260/VCC;1;X28Y17/C3;X28Y17/C3/W262;1;X30Y17/W260;X30Y17/W260/VCC;1;X25Y12/D3;X25Y12/D3/X03;1;X25Y12/X03;X25Y12/X03/VCC;1;X32Y9/CE0;X32Y9/CE0/X07;1;X32Y9/X07;X32Y9/X07/S242;1;X32Y7/S240;X32Y7/S240/VCC;1;X32Y7/VCC;;1;X25Y10/C1;X25Y10/C1/N261;1;X25Y11/N260;X25Y11/N260/VCC;1;X27Y13/C3;X27Y13/C3/W262;1;X29Y13/W260;X29Y13/W260/VCC;1;X28Y13/C3;X28Y13/C3/N262;1;X28Y15/N260;X28Y15/N260/VCC;1;X27Y13/C1;X27Y13/C1/S241;1;X27Y12/S240;X27Y12/S240/VCC;1;X28Y17/C2;X28Y17/C2/W242;1;X30Y17/W240;X30Y17/W240/VCC;1;X32Y9/CE1;X32Y9/CE1/VCC;1;X32Y9/VCC;;1;X26Y13/C4;X26Y13/C4/W261;1;X27Y13/W260;X27Y13/W260/VCC;1;X28Y13/C1;X28Y13/C1/E241;1;X27Y13/E240;X27Y13/E240/VCC;1;X31Y13/C0;X31Y13/C0/S242;1;X31Y11/S240;X31Y11/S240/VCC;1;X31Y11/VCC;;1;X27Y10/C1;X27Y10/C1/S241;1;X27Y9/S240;X27Y9/S240/VCC;1;X31Y9/CE1;X31Y9/CE1/E211;1;X30Y9/E210;X30Y9/E210/VCC;1;X30Y9/VCC;;1;X30Y13/D3;X30Y13/D3/S222;1;X30Y11/S220;X30Y11/S220/VCC;1;X26Y10/C5;X26Y10/C5/W261;1;X27Y10/W260;X27Y10/W260/VCC;1;X28Y17/D5;X28Y17/D5/N242;1;X28Y19/N240;X28Y19/N240/VCC;1;X28Y17/C4;X28Y17/C4/E241;1;X27Y17/E240;X27Y17/E240/VCC;1;X23Y10/C4;X23Y10/C4/S222;1;X23Y8/S220;X23Y8/S220/VCC;1;X23Y8/VCC;;1;X28Y17/C0;X28Y17/C0/S241;1;X28Y16/S240;X28Y16/S240/VCC;1;X24Y10/C5;X24Y10/C5/N222;1;X24Y12/N220;X24Y12/N220/VCC;1;X24Y13/E260;X24Y13/E260/VCC;1;X27Y17/D3;X27Y17/D3/E222;1;X25Y17/E220;X25Y17/E220/VCC;1;X27Y13/D4;X27Y13/D4/N261;1;X27Y14/N260;X27Y14/N260/VCC;1;X27Y14/VCC;;1;X28Y10/C2;X28Y10/C2/N241;1;X28Y11/N240;X28Y11/N240/VCC;1;X24Y12/D5;X24Y12/D5/X07;1;X24Y12/X07;X24Y12/X07/VCC;1;X27Y17/C4;X27Y17/C4/X08;1;X27Y17/X08;X27Y17/X08/VCC;1;X27Y17/D4;X27Y17/D4/W270;1;X27Y17/W270;X27Y17/W270/VCC;1;X30Y13/D2;X30Y13/D2/S270;1;X30Y13/S270;X30Y13/S270/VCC;1;X24Y14/N220;X24Y14/N220/VCC;1;X29Y17/D2;X29Y17/D2/N222;1;X29Y19/N220;X29Y19/N220/VCC;1;X29Y19/VCC;;1;X28Y17/C1;X28Y17/C1/X04;1;X28Y17/X04;X28Y17/X04/VCC;1;X23Y10/C5;X23Y10/C5/N221;1;X23Y11/N220;X23Y11/N220/VCC;1;X23Y11/VCC;;1;X30Y13/D5;X30Y13/D5/X07;1;X30Y13/X07;X30Y13/X07/VCC;1;X27Y17/D2;X27Y17/D2/X03;1;X27Y17/X03;X27Y17/X03/VCC;1;X28Y10/C3;X28Y10/C3/S261;1;X28Y9/S260;X28Y9/S260/VCC;1;X28Y13/D2;X28Y13/D2/E221;1;X27Y13/E220;X27Y13/E220/VCC;1;X26Y10/C3;X26Y10/C3/N262;1;X26Y12/N260;X26Y12/N260/VCC;1;X24Y12/C0;X24Y12/C0/W261;1;X25Y12/W260;X25Y12/W260/VCC;1;X27Y17/C1;X27Y17/C1/E262;1;X25Y17/E260;X25Y17/E260/VCC;1;X25Y17/VCC;;1;X28Y13/D1;X28Y13/D1/W202;1;X30Y13/W200;X30Y13/W200/VCC;1;X26Y12/D2;X26Y12/D2/S221;1;X26Y11/S220;X26Y11/S220/VCC;1;X24Y12/D3;X24Y12/D3/X08;1;X24Y12/X08;X24Y12/X08/VCC;1;X28Y17/D1;X28Y17/D1/X08;1;X28Y17/X08;X28Y17/X08/VCC;1;X30Y13/C0;X30Y13/C0/X04;1;X30Y13/X04;X30Y13/X04/VCC;1;X25Y10/C4;X25Y10/C4/S222;1;X25Y8/S220;X25Y8/S220/VCC;1;X26Y12/C0;X26Y12/C0/S241;1;X26Y11/S240;X26Y11/S240/VCC;1;X30Y13/D1;X30Y13/D1/X03;1;X30Y13/X03;X30Y13/X03/VCC;1;X28Y10/C1;X28Y10/C1/S242;1;X28Y8/S240;X28Y8/S240/VCC;1;X28Y8/VCC;;1;X28Y10/C5;X28Y10/C5/W242;1;X30Y10/W240;X30Y10/W240/VCC;1;X30Y10/VCC;;1;X25Y12/C1;X25Y12/C1/E241;1;X24Y12/E240;X24Y12/E240/VCC;1;X27Y10/C0;X27Y10/C0/S242;1;X27Y8/S240;X27Y8/S240/VCC;1;X27Y8/VCC;;1;X31Y13/D0;X31Y13/D0/N202;1;X31Y15/N200;X31Y15/N200/VCC;1;X31Y15/VCC;;1;X29Y17/C1;X29Y17/C1/S262;1;X29Y15/S260;X29Y15/S260/VCC;1;X29Y15/VCC;;1;X24Y12/C3;X24Y12/C3/S262;1;X24Y10/S260;X24Y10/S260/VCC;1;X28Y17/C5;X28Y17/C5/N202;1;X28Y19/N200;X28Y19/N200/VCC;1;X28Y19/VCC;;1;X30Y13/C2;X30Y13/C2/N241;1;X30Y14/N240;X30Y14/N240/VCC;1;X30Y14/VCC;;1;X26Y10/C4;X26Y10/C4/S201;1;X26Y9/S200;X26Y9/S200/VCC;1;X26Y9/VCC;;1;X28Y10/C4;X28Y10/C4/S221;1;X28Y9/S220;X28Y9/S220/VCC;1;X28Y9/VCC;;1;X31Y9/CE0;X31Y9/CE0/VCC;1;X31Y9/VCC;;1;X28Y13/D0;X28Y13/D0/X03;1;X28Y13/X03;X28Y13/X03/VCC;1;X24Y12/D1;X24Y12/D1/X03;1;X24Y12/X03;X24Y12/X03/VCC;1;X31Y13/D1;X31Y13/D1/W201;1;X32Y13/W200;X32Y13/W200/VCC;1;X32Y13/VCC;;1;X28Y13/D4;X28Y13/D4/X07;1;X28Y13/X07;X28Y13/X07/VCC;1;X24Y10/C3;X24Y10/C3/S242;1;X24Y8/S240;X24Y8/S240/VCC;1;X24Y8/VCC;;1;X27Y13/C2;X27Y13/C2/X04;1;X27Y13/X04;X27Y13/X04/VCC;1;X27Y17/C5;X27Y17/C5/N222;1;X27Y19/N220;X27Y19/N220/VCC;1;X27Y19/VCC;;1;X29Y17/C0;X29Y17/C0/S261;1;X29Y16/S260;X29Y16/S260/VCC;1;X29Y16/VCC;;1;X25Y12/D0;X25Y12/D0/X08;1;X25Y12/X08;X25Y12/X08/VCC;1;X27Y17/C3;X27Y17/C3/S242;1;X27Y15/S240;X27Y15/S240/VCC;1;X27Y15/VCC;;1;X27Y17/C2;X27Y17/C2/S241;1;X27Y16/S240;X27Y16/S240/VCC;1;X27Y16/VCC;;1;X24Y12/C2;X24Y12/C2/N242;1;X24Y14/N240;X24Y14/N240/VCC;1;X24Y14/VCC;;1;X26Y13/C0;X26Y13/C0/N241;1;X26Y14/N240;X26Y14/N240/VCC;1;X28Y18/CE0;X28Y18/CE0/E272;1;X26Y18/E270;X26Y18/E270/VCC;1;X26Y18/VCC;;1;X0Y0/C4;X0Y0/C4/W261;1;X1Y0/W260;X1Y0/W260/VCC;1;X1Y0/VCC;;1;X24Y10/C2;X24Y10/C2/E242;1;X22Y10/E240;X22Y10/E240/VCC;1;X22Y10/VCC;;1;X26Y12/D4;X26Y12/D4/X07;1;X26Y12/X07;X26Y12/X07/VCC;1;X26Y10/C2;X26Y10/C2/S242;1;X26Y8/S240;X26Y8/S240/VCC;1;X26Y8/VCC;;1;X25Y12/C2;X25Y12/C2/N241;1;X25Y13/N240;X25Y13/N240/VCC;1;X26Y10/N220;X26Y10/N220/VCC;1;X27Y13/D5;X27Y13/D5/E222;1;X26Y13/D5;X26Y13/D5/X07;1;X26Y13/X07;X26Y13/X07/VCC;1;X27Y10/C2;X27Y10/C2/S261;1;X27Y9/S260;X27Y9/S260/VCC;1;X27Y9/VCC;;1;X26Y12/C3;X26Y12/C3/X04;1;X26Y12/X04;X26Y12/X04/VCC;1;X30Y13/C4;X30Y13/C4/S221;1;X30Y12/S220;X30Y12/S220/VCC;1;X30Y12/VCC;;1;X27Y13/C5;X27Y13/C5/S202;1;X27Y11/S200;X27Y11/S200/VCC;1;X27Y11/VCC;;1;X31Y13/D2;X31Y13/D2/N201;1;X31Y14/N200;X31Y14/N200/VCC;1;X31Y14/VCC;;1;X28Y13/C5;X28Y13/C5/S202;1;X28Y11/S200;X28Y11/S200/VCC;1;X28Y11/VCC;;1;X24Y12/C1;X24Y12/C1/E262;1;X22Y12/E260;X22Y12/E260/VCC;1;X22Y12/VCC;;1;X26Y13/D2;X26Y13/D2/X08;1;X26Y13/X08;X26Y13/X08/VCC;1;X26Y13/C3;X26Y13/C3/X04;1;X26Y13/X04;X26Y13/X04/VCC;1;X28Y17/D3;X28Y17/D3/S201;1;X28Y16/S200;X28Y16/S200/VCC;1;X28Y16/VCC;;1;X25Y12/C3;X25Y12/C3/E261;1;X24Y12/E260;X24Y12/E260/VCC;1;X29Y17/D0;X29Y17/D0/N221;1;X29Y18/N220;X29Y18/N220/VCC;1;X29Y18/VCC;;1;X28Y17/D4;X28Y17/D4/W222;1;X30Y17/W220;X30Y17/W220/VCC;1;X30Y17/VCC;;1;X27Y10/C3;X27Y10/C3/W242;1;X29Y10/W240;X29Y10/W240/VCC;1;X29Y10/VCC;;1;X28Y13/C2;X28Y13/C2/N241;1;X28Y14/N240;X28Y14/N240/VCC;1;X28Y14/VCC;;1;X32Y9/A0;X32Y9/A0/S271;1;X32Y8/S270;X32Y8/S270/VCC;1;X32Y8/VCC;;1;X28Y13/C0;X28Y13/C0/S241;1;X28Y12/S240;X28Y12/S240/VCC;1;X28Y12/VCC;;1;X25Y10/C2;X25Y10/C2/S262;1;X25Y8/S260;X25Y8/S260/VCC;1;X25Y8/VCC;;1;X31Y13/C2;X31Y13/C2/S261;1;X31Y12/S260;X31Y12/S260/VCC;1;X31Y12/VCC;;1;X27Y17/C0;X27Y17/C0/N261;1;X27Y18/N260;X27Y18/N260/VCC;1;X27Y18/VCC;;1;X25Y12/D4;X25Y12/D4/X07;1;X25Y12/X07;X25Y12/X07/VCC;1;X24Y10/C4;X24Y10/C4/X06;1;X24Y10/X06;X24Y10/X06/S271;1;X24Y9/S270;X24Y9/S270/VCC;1;X24Y9/VCC;;1;X30Y13/C1;X30Y13/C1/S242;1;X30Y11/S240;X30Y11/S240/VCC;1;X30Y11/VCC;;1;X23Y10/C1;X23Y10/C1/S241;1;X23Y9/S240;X23Y9/S240/VCC;1;X23Y9/VCC;;1;X28Y18/CE1;X28Y18/CE1/VCC;1;X28Y18/VCC;;1;X27Y13/D3;X27Y13/D3/W202;1;X29Y13/W200;X29Y13/W200/VCC;1;X29Y13/VCC;;1;X30Y13/D4;X30Y13/D4/N262;1;X30Y15/N260;X30Y15/N260/VCC;1;X30Y15/VCC;;1;X27Y17/D1;X27Y17/D1/E201;1;X26Y17/E200;X26Y17/E200/VCC;1;X26Y17/VCC;;1;X24Y12/C5;X24Y12/C5/S221;1;X24Y11/S220;X24Y11/S220/VCC;1;X24Y11/VCC;;1;X26Y13/C2;X26Y13/C2/E242;1;X24Y13/E240;X24Y13/E240/VCC;1;X24Y13/VCC;;1;X28Y10/C0;X28Y10/C0/X04;1;X28Y10/X04;X28Y10/X04/VCC;1;X28Y10/VCC;;1;X25Y10/C5;X25Y10/C5/N201;1;X25Y11/N200;X25Y11/N200/VCC;1;X25Y11/VCC;;1;X24Y12/D4;X24Y12/D4/X04;1;X24Y12/X04;X24Y12/X04/VCC;1;X24Y12/VCC;;1;X23Y10/C3;X23Y10/C3/X04;1;X23Y10/X04;X23Y10/X04/VCC;1;X23Y10/VCC;;1;X28Y17/D0;X28Y17/D0/S202;1;X28Y15/S200;X28Y15/S200/VCC;1;X28Y15/VCC;;1;X26Y13/C1;X26Y13/C1/N242;1;X26Y15/N240;X26Y15/N240/VCC;1;X26Y15/VCC;;1;X26Y13/D4;X26Y13/D4/E201;1;X25Y13/E200;X25Y13/E200/VCC;1;X25Y13/VCC;;1;X25Y12/D5;X25Y12/D5/W202;1;X27Y12/W200;X27Y12/W200/VCC;1;X27Y12/VCC;;1;X27Y13/D0;X27Y13/D0/X03;1;X27Y13/X03;X27Y13/X03/VCC;1;X27Y13/VCC;;1;X28Y17/D2;X28Y17/D2/X03;1;X28Y17/X03;X28Y17/X03/VCC;1;X28Y17/VCC;;1;X26Y12/C1;X26Y12/C1/N262;1;X26Y14/N260;X26Y14/N260/VCC;1;X26Y14/VCC;;1;X25Y12/D2;X25Y12/D2/N202;1;X25Y14/N200;X25Y14/N200/VCC;1;X25Y14/VCC;;1;X26Y10/C1;X26Y10/C1/X04;1;X26Y10/X04;X26Y10/X04/VCC;1;X26Y10/VCC;;1;X26Y13/D3;X26Y13/D3/X03;1;X26Y13/X03;X26Y13/X03/VCC;1;X26Y13/VCC;;1;X27Y10/C5;X27Y10/C5/X08;1;X27Y10/X08;X27Y10/X08/VCC;1;X27Y10/VCC;;1;X25Y10/C3;X25Y10/C3/X04;1;X25Y10/X04;X25Y10/X04/VCC;1;X25Y10/VCC;;1;X25Y12/C5;X25Y12/C5/E242;1;X23Y12/E240;X23Y12/E240/VCC;1;X23Y12/VCC;;1;X26Y13/C5;X26Y13/C5/E262;1;X24Y12/C4;X24Y12/C4/N222;1;X24Y10/VCC;;1;X26Y12/C2;X26Y12/C2/S261;1;X26Y11/S260;X26Y11/S260/VCC;1;X26Y11/VCC;;1;X26Y12/D1;X26Y12/D1/X08;1;X26Y12/X08;X26Y12/X08/VCC;1;X26Y12/VCC;;1;X30Y13/C5;X30Y13/C5/X08;1;X30Y13/X08;X30Y13/X08/VCC;1;X30Y13/VCC;;1;X27Y17/D5;X27Y17/D5/X04;1;X27Y17/X04;X27Y17/X04/VCC;1;X27Y17/VCC;;1;X29Y17/D1;X29Y17/D1/X03;1;X29Y17/X03;X29Y17/X03/VCC;1;X29Y17/VCC;;1;X28Y13/D3;X28Y13/D3/X08;1;X28Y13/X08;X28Y13/X08/VCC;1;X28Y13/VCC;;1;X31Y13/C1;X31Y13/C1/X04;1;X31Y13/X04;X31Y13/X04/VCC;1;X31Y13/VCC;;1;X25Y12/C0;X25Y12/C0/X04;1;X25Y12/X04;X25Y12/X04/VCC;1;X25Y12/VCC;;1"
          }
        },
        "u_core.clk": {
          "hide_name": 0,
          "bits": [ 8049 ] ,
          "attributes": {
            "ROUTING": "X32Y9/CLK0;X32Y9/CLK0/GB00;5;X1Y26/CLK0;X1Y26/CLK0/GB00;5;X1Y26/CLK2;X1Y26/CLK2/GB00;5;X1Y11/CLK1;X1Y11/CLK1/GB00;5;X1Y12/CLK2;X1Y12/CLK2/GB00;5;X1Y12/CLK1;X1Y12/CLK1/GB00;5;X1Y25/CLK2;X1Y25/CLK2/GB00;5;X4Y26/CLK2;X4Y26/CLK2/GB00;5;X3Y25/CLK1;X3Y25/CLK1/GB00;5;X24Y14/CLK0;X24Y14/CLK0/GB00;5;X22Y13/CLK0;X22Y13/CLK0/GB00;5;X7Y26/CLK1;X7Y26/CLK1/GB00;5;X23Y13/GBO0;X23Y13/GBO0/GT00;5;X23Y13/CLK1;X23Y13/CLK1/GB00;5;X23Y14/CLK1;X23Y14/CLK1/GB00;5;X30Y10/CLK0;X30Y10/CLK0/GB00;5;X29Y10/CLK0;X29Y10/CLK0/GB00;5;X32Y10/GB00;X31Y10/GBO0/GT00;5;X29Y10/CLK1;X29Y10/CLK1/GB00;5;X43Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X31Y21/GT00;X31Y19/GT00/SPINE24;5;X33Y11/GB00;X31Y11/GBO0/GT00;5;X28Y11/CLK0;X28Y11/CLK0/GB00;5;X25Y11/CLK0;X25Y11/CLK0/GB00;5;X22Y11/GB00;X23Y11/GBO0/GT00;5;X22Y11/CLK0;X22Y11/CLK0/GB00;5;X23Y10/GBO0;X23Y10/GBO0/GT00;5;X22Y10/CLK0;X22Y10/CLK0/GB00;5;X23Y12/GB00;X23Y12/GBO0/GT00;5;X27Y12/CLK0;X27Y12/CLK0/GB00;5;X9Y1/CLK1;X9Y1/CLK1/GB00;5;X6Y1/CLK1;X6Y1/CLK1/GB00;5;X8Y1/CLK1;X8Y1/CLK1/GB00;5;X1Y4/CLK1;X1Y4/CLK1/GB00;5;X2Y10/CLK0;X2Y10/CLK0/GB00;5;X1Y10/CLK2;X1Y10/CLK2/GB00;5;X23Y14/CLK0;X23Y14/CLK0/GB00;5;X24Y14/GB00;X23Y14/GBO0/GT00;5;X25Y14/CLK1;X25Y14/CLK1/GB00;5;X1Y10/CLK0;X1Y10/CLK0/GB00;5;X0Y11/GB00;X3Y11/GBO0/GT00;5;X1Y11/CLK0;X1Y11/CLK0/GB00;5;X3Y12/GBO0;X3Y12/GBO0/GT00;5;X1Y12/CLK0;X1Y12/CLK0/GB00;5;X1Y25/CLK0;X1Y25/CLK0/GB00;5;X4Y26/GB00;X3Y26/GBO0/GT00;5;X4Y26/CLK0;X4Y26/CLK0/GB00;5;X6Y14/CLK0;X6Y14/CLK0/GB00;5;X3Y25/GBO0;X3Y25/GBO0/GT00;5;X3Y25/CLK0;X3Y25/CLK0/GB00;5;X7Y13/GBO0;X7Y13/GBO0/GT00;5;X6Y13/CLK0;X6Y13/CLK0/GB00;5;X7Y20/GBO0;X7Y20/GBO0/GT00;5;X9Y20/CLK0;X9Y20/CLK0/GB00;5;X11Y13/GBO0;X11Y13/GBO0/GT00;5;X11Y13/CLK0;X11Y13/CLK0/GB00;5;X7Y14/GB00;X7Y14/GBO0/GT00;5;X7Y14/CLK0;X7Y14/CLK0/GB00;5;X12Y14/GB00;X11Y14/GBO0/GT00;5;X13Y14/CLK0;X13Y14/CLK0/GB00;5;X30Y4/CLK0;X30Y4/CLK0/GB00;5;X28Y2/GB00;X31Y2/GBO0/GT00;5;X30Y2/CLK0;X30Y2/CLK0/GB00;5;X28Y6/GB00;X31Y6/GBO0/GT00;5;X29Y6/CLK0;X29Y6/CLK0/GB00;5;X32Y5/GB00;X31Y5/GBO0/GT00;5;X29Y5/CLK0;X29Y5/CLK0/GB00;5;X31Y4/GB00;X31Y4/GBO0/GT00;5;X29Y4/CLK0;X29Y4/CLK0/GB00;5;X7Y26/CLK0;X7Y26/CLK0/GB00;5;X16Y4/CLK0;X16Y4/CLK0/GB00;5;X15Y11/GBO0;X15Y11/GBO0/GT00;5;X14Y11/CLK0;X14Y11/CLK0/GB00;5;X15Y4/GT00;X15Y1/GT00/SPINE8;5;X15Y4/GB00;X15Y4/GBO0/GT00;5;X14Y4/CLK0;X14Y4/CLK0/GB00;5;X11Y4/GT00;X11Y1/GT00/SPINE8;5;X10Y5/GB00;X11Y5/GBO0/GT00;5;X11Y5/CLK0;X11Y5/CLK0/GB00;5;X11Y11/GT00;X11Y19/GT00/SPINE16;5;X11Y10/GBO0;X11Y10/GBO0/GT00;5;X11Y10/CLK0;X11Y10/CLK0/GB00;5;X9Y1/CLK0;X9Y1/CLK0/GB00;5;X6Y1/CLK0;X6Y1/CLK0/GB00;5;X7Y5/GT00;X7Y1/GT00/SPINE8;5;X6Y1/GB00;X7Y1/GBO0/GT00;5;X8Y1/CLK0;X8Y1/CLK0/GB00;5;X15Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y5/GT00;X3Y1/GT00/SPINE8;5;X4Y4/GB00;X3Y4/GBO0/GT00;5;X1Y4/CLK0;X1Y4/CLK0/GB00;5;X3Y19/GT00;X3Y19/GT00/SPINE16;5;X3Y10/GB00;X3Y10/GBO0/GT00;5;X2Y10/CLK1;X2Y10/CLK1/GB00;5;X7Y21/GT00;X7Y19/GT00/SPINE16;5;X7Y26/GBO0;X7Y26/GBO0/GT00;5;X6Y26/CLK0;X6Y26/CLK0/GB00;5;X15Y12/GT00;X15Y19/GT00/SPINE16;5;X16Y15/GB00;X15Y15/GBO0/GT00;5;X14Y15/CLK0;X14Y15/CLK0/GB00;5;X35Y1/SPINE0;X29Y9/SPINE0/PCLKR1;5;X31Y4/GT00;X31Y1/GT00/SPINE0;5;X31Y9/GB00;X31Y9/GBO0/GT00;5;X31Y9/CLK0;X31Y9/CLK0/GB00;5;X23Y16/GBO0;X23Y16/GBO0/GT00;5;X25Y16/CLK1;X25Y16/CLK1/GB00;5;X25Y15/CLK1;X25Y15/CLK1/GB00;5;X15Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X23Y19/GT00;X23Y19/GT00/SPINE16;5;X23Y15/GB00;X23Y15/GBO0/GT00;5;X25Y15/CLK0;X25Y15/CLK0/GB00;5;X46Y16/F6;;5",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:19.24-19.27",
            "hdlname": "u_core clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7712 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:4.24-4.27"
          }
        },
        "u_core.b[14]": {
          "hide_name": 0,
          "bits": [ 8047 ] ,
          "attributes": {
            "ROUTING": "X32Y7/W250;X32Y7/W250/W838;1;X30Y7/S250;X30Y7/S250/W252;1;X30Y9/S250;X30Y9/S250/S252;1;X30Y10/B4;X30Y10/B4/S251;1;X29Y13/A6;X29Y13/A6/W271;1;X28Y11/S230;X28Y11/S230/S232;1;X28Y12/A7;X28Y12/A7/S231;1;X29Y13/N270;X29Y13/N270/W271;1;X29Y12/X06;X29Y12/X06/N271;1;X29Y12/A4;X29Y12/A4/X06;1;X32Y7/W800;X32Y7/W800/W838;1;X28Y7/S230;X28Y7/S230/W804;1;X28Y9/S230;X28Y9/S230/S232;1;X28Y10/B3;X28Y10/B3/S231;1;X40Y0/F6;;1;X40Y0/N830;X40Y0/N830/F6;1;X40Y7/W830;X40Y7/W830/S838;1;X32Y7/S830;X32Y7/S830/W838;1;X32Y15/N260;X32Y15/N260/S838;1;X32Y13/W260;X32Y13/W260/N262;1;X30Y13/W270;X30Y13/W270/W262;1;X28Y13/X04;X28Y13/X04/W272;1;X28Y13/B3;X28Y13/B3/X04;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:63.24-63.29",
            "hdlname": "u_core b_ext"
          }
        },
        "b[14]": {
          "hide_name": 0,
          "bits": [ 8045 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[15]": {
          "hide_name": 0,
          "bits": [ 8020 ] ,
          "attributes": {
            "ROUTING": "X38Y0/Q6;;5;X30Y0/W830;X30Y0/W830/W838;5;X22Y0/E250;X22Y0/E250/W838;5;X23Y0/A6;X23Y0/A6/E251;5;X30Y0/E250;X30Y0/E250/W838;5;X31Y0/A6;X31Y0/A6/E251;5;X38Y0/W830;X38Y0/W830/Q6;5;X30Y0/W250;X30Y0/W250/W838;5;X28Y0/W250;X28Y0/W250/W252;5;X27Y0/A6;X27Y0/A6/W251;5;X30Y10/S200;X30Y10/S200/LB01;5;X30Y10/A4;X30Y10/A4/S200;5;X26Y14/N200;X26Y14/N200/LB01;5;X26Y14/A0;X26Y14/A0/N200;5;X30Y14/E200;X30Y14/E200/LB01;5;X30Y14/A3;X30Y14/A3/E200;5;X29Y16/A1;X29Y16/A1/N200;5;X30Y12/S200;X30Y12/S200/LB01;5;X30Y12/A5;X30Y12/A5/S200;5;X28Y14/W200;X28Y14/W200/LB01;5;X28Y14/A6;X28Y14/A6/W200;5;X28Y15/W200;X28Y15/W200/LB01;5;X28Y15/A6;X28Y15/A6/W200;5;X31Y14/E200;X31Y14/E200/LB01;5;X31Y14/A2;X31Y14/A2/E200;5;X31Y12/S200;X31Y12/S200/LB01;5;X31Y12/A5;X31Y12/A5/S200;5;X30Y12/E200;X30Y12/E200/LB01;5;X30Y12/A3;X30Y12/A3/E200;5;X31Y12/N200;X31Y12/N200/LB01;5;X31Y12/A0;X31Y12/A0/N200;5;X29Y16/N200;X29Y16/N200/LB01;5;X29Y16/A0;X29Y16/A0/N200;5;X31Y14/LBO0;X31Y14/LBO0/LT01;5;X30Y14/N200;X30Y14/N200/LB01;5;X30Y14/A1;X30Y14/A1/N200;5;X31Y10/S200;X31Y10/S200/LB01;5;X31Y10/A4;X31Y10/A4/S200;5;X31Y15/LBO0;X31Y15/LBO0/LT01;5;X30Y15/S200;X30Y15/S200/LB01;5;X30Y15/A5;X30Y15/A5/S200;5;X27Y15/LBO0;X27Y15/LBO0/LT01;5;X29Y15/E200;X29Y15/E200/LB01;5;X29Y15/A3;X29Y15/A3/E200;5;X29Y14/N200;X29Y14/N200/LB01;5;X29Y14/A1;X29Y14/A1/N200;5;X30Y11/W200;X30Y11/W200/LB01;5;X30Y11/A7;X30Y11/A7/W200;5;X27Y16/LBO0;X27Y16/LBO0/LT01;5;X28Y16/E200;X28Y16/E200/LB01;5;X28Y16/A3;X28Y16/A3/E200;5;X28Y10/B5;X28Y10/B5/X01;5;X28Y13/B5;X28Y13/B5/X01;5;X27Y14/LBO0;X27Y14/LBO0/LT01;5;X28Y14/N200;X28Y14/N200/LB01;5;X28Y14/A1;X28Y14/A1/N200;5;X27Y13/LBO0;X27Y13/LBO0/LT01;5;X27Y13/E200;X27Y13/E200/LB01;5;X28Y13/X01;X28Y13/X01/E201;5;X28Y13/B4;X28Y13/B4/X01;5;X27Y0/LT02;X27Y0/LT02/A6;5;X27Y10/LBO0;X27Y10/LBO0/LT01;5;X27Y10/E200;X27Y10/E200/LB01;5;X28Y10/X01;X28Y10/X01/E201;5;X28Y10/B4;X28Y10/B4/X01;5;X31Y11/E200;X31Y11/E200/LB01;5;X31Y11/A2;X31Y11/A2/E200;5;X30Y10/E200;X30Y10/E200/LB01;5;X31Y10/X05;X31Y10/X05/E201;5;X31Y10/B1;X31Y10/B1/X05;5;X31Y12/E200;X31Y12/E200/LB01;5;X31Y12/A3;X31Y12/A3/E200;5;X30Y10/W200;X30Y10/W200/LB01;5;X30Y10/A6;X30Y10/A6/W200;5;X31Y10/LBO0;X31Y10/LBO0/LT01;5;X31Y10/W200;X31Y10/W200/LB01;5;X31Y10/A6;X31Y10/A6/W200;5;X31Y11/LBO0;X31Y11/LBO0/LT01;5;X30Y11/S200;X30Y11/S200/LB01;5;X30Y11/A4;X30Y11/A4/S200;5;X31Y0/LT02;X31Y0/LT02/A6;5;X31Y12/LBO0;X31Y12/LBO0/LT01;5;X31Y12/W200;X31Y12/W200/LB01;5;X31Y12/A7;X31Y12/A7/W200;5;X23Y0/LT02;X23Y0/LT02/A6;5;X23Y16/LBO0;X23Y16/LBO0/LT01;5;X25Y16/N200;X25Y16/N200/LB01;5;X25Y16/A1;X25Y16/A1/N200;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[15]": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[2]": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": "X23Y14/B6;X23Y14/B6/E231;1;X22Y14/E230;X22Y14/E230/W808;1;X23Y14/B7;X23Y14/B7/E231;1;X29Y10/S250;X29Y10/S250/W252;1;X29Y11/E250;X29Y11/E250/S251;1;X30Y11/A3;X30Y11/A3/E251;1;X30Y14/N230;X30Y14/N230/W808;1;X30Y13/A7;X30Y13/A7/N231;1;X30Y14/W130;X30Y14/W130/W808;1;X29Y14/W230;X29Y14/W230/W131;1;X28Y14/B0;X28Y14/B0/W231;1;X46Y14/W830;X46Y14/W830/F6;1;X38Y14/W800;X38Y14/W800/W838;1;X30Y14/W800;X30Y14/W800/W808;1;X26Y14/N230;X26Y14/N230/W804;1;X26Y13/B3;X26Y13/B3/N231;1;X31Y10/S250;X31Y10/S250/W838;1;X31Y12/B7;X31Y12/B7/S252;1;X46Y14/F6;;1;X46Y14/N830;X46Y14/N830/F6;1;X46Y10/E830;X46Y10/E830/N834;1;X39Y10/W830;X39Y10/W830/W838;1;X31Y10/W250;X31Y10/W250/W838;1;X29Y10/W200;X29Y10/W200/W252;1;X27Y10/W210;X27Y10/W210/W202;1;X26Y10/B3;X26Y10/B3/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[2]": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[3]": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": "X31Y13/W200;X31Y13/W200/W808;1;X29Y13/W210;X29Y13/W210/W202;1;X27Y13/W210;X27Y13/W210/W212;1;X26Y13/B4;X26Y13/B4/W211;1;X23Y13/B6;X23Y13/B6/E131;1;X30Y9/W270;X30Y9/W270/N272;1;X28Y9/W270;X28Y9/W270/W272;1;X26Y9/S270;X26Y9/S270/W272;1;X26Y10/B4;X26Y10/B4/S271;1;X30Y13/A6;X30Y13/A6/W131;1;X30Y11/E270;X30Y11/E270/N272;1;X31Y11/A0;X31Y11/A0/E271;1;X30Y13/W830;X30Y13/W830/W131;1;X22Y13/E130;X22Y13/E130/W838;1;X23Y13/B0;X23Y13/B0/E131;1;X30Y11/N270;X30Y11/N270/N272;1;X30Y10/A1;X30Y10/A1/N271;1;X46Y13/Q6;;1;X46Y13/E830;X46Y13/E830/Q6;1;X39Y13/W800;X39Y13/W800/W838;1;X31Y13/W130;X31Y13/W130/W808;1;X30Y13/N270;X30Y13/N270/W131;1;X30Y11/B4;X30Y11/B4/N272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[3]": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[4]": {
          "hide_name": 0,
          "bits": [ 8003 ] ,
          "attributes": {
            "ROUTING": "X30Y11/N210;X30Y11/N210/N202;1;X30Y10/X08;X30Y10/X08/N211;1;X30Y10/B6;X30Y10/B6/X08;1;X30Y12/X01;X30Y12/X01/N201;1;X30Y12/A6;X30Y12/A6/X01;1;X24Y13/E230;X24Y13/E230/E232;1;X26Y13/B5;X26Y13/B5/E232;1;X22Y13/E100;X22Y13/E100/W808;1;X23Y13/N200;X23Y13/N200/E101;1;X23Y12/X07;X23Y12/X07/N201;1;X23Y12/A3;X23Y12/A3/X07;1;X26Y13/N200;X26Y13/N200/W804;1;X26Y11/N210;X26Y11/N210/N202;1;X26Y10/X08;X26Y10/X08/N211;1;X26Y10/B5;X26Y10/B5/X08;1;X30Y13/W800;X30Y13/W800/W808;1;X22Y13/E230;X22Y13/E230/W808;1;X24Y13/N230;X24Y13/N230/E232;1;X24Y12/A6;X24Y12/A6/N231;1;X30Y13/N200;X30Y13/N200/W808;1;X30Y11/X07;X30Y11/X07/N202;1;X30Y11/D6;X30Y11/D6/X07;1;X46Y13/F6;;1;X46Y13/W830;X46Y13/W830/F6;1;X38Y13/W800;X38Y13/W800/W838;1;X30Y13/W130;X30Y13/W130/W808;1;X29Y13/A5;X29Y13/A5/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[4]": {
          "hide_name": 0,
          "bits": [ 8001 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[5]": {
          "hide_name": 0,
          "bits": [ 7998 ] ,
          "attributes": {
            "ROUTING": "X31Y12/W130;X31Y12/W130/W808;1;X30Y12/N230;X30Y12/N230/W131;1;X30Y11/X08;X30Y11/X08/N231;1;X30Y11/C6;X30Y11/C6/X08;1;X25Y13/B7;X25Y13/B7/X08;1;X27Y12/N230;X27Y12/N230/W804;1;X27Y10/B0;X27Y10/B0/N232;1;X23Y12/E230;X23Y12/E230/W808;1;X25Y12/S230;X25Y12/S230/E232;1;X25Y13/X08;X25Y13/X08/S231;1;X25Y13/B6;X25Y13/B6/X08;1;X31Y12/W230;X31Y12/W230/W808;1;X29Y12/S230;X29Y12/S230/W232;1;X29Y13/B1;X29Y13/B1/S231;1;X31Y12/W800;X31Y12/W800/W808;1;X27Y12/S230;X27Y12/S230/W804;1;X27Y13/B0;X27Y13/B0/S231;1;X31Y12/S230;X31Y12/S230/W808;1;X31Y13/A5;X31Y13/A5/S231;1;X46Y12/F6;;1;X46Y12/E830;X46Y12/E830/F6;1;X39Y12/W800;X39Y12/W800/W838;1;X31Y12/N230;X31Y12/N230/W808;1;X31Y10/X08;X31Y10/X08/N232;1;X31Y10/B6;X31Y10/B6/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[5]": {
          "hide_name": 0,
          "bits": [ 7996 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[6]": {
          "hide_name": 0,
          "bits": [ 7993 ] ,
          "attributes": {
            "ROUTING": "X29Y12/W200;X29Y12/W200/S201;1;X27Y12/X01;X27Y12/X01/W202;1;X27Y12/B5;X27Y12/B5/X01;1;X29Y13/E200;X29Y13/E200/S202;1;X31Y13/X01;X31Y13/X01/E202;1;X31Y13/A7;X31Y13/A7/X01;1;X38Y11/W800;X38Y11/W800/W838;1;X30Y11/N230;X30Y11/N230/W808;1;X30Y9/W230;X30Y9/W230/N232;1;X28Y9/W230;X28Y9/W230/W232;1;X27Y9/S230;X27Y9/S230/W231;1;X27Y10/B1;X27Y10/B1/S231;1;X30Y11/N250;X30Y11/N250/W838;1;X30Y11/B6;X30Y11/B6/N250;1;X29Y11/S240;X29Y11/S240/W101;1;X29Y13/W240;X29Y13/W240/S242;1;X27Y13/W250;X27Y13/W250/W242;1;X27Y13/B1;X27Y13/B1/W250;1;X31Y11/B3;X31Y11/B3/E131;1;X30Y11/E130;X30Y11/E130/W838;1;X31Y11/B2;X31Y11/B2/E131;1;X46Y11/Q6;;1;X46Y11/W830;X46Y11/W830/Q6;1;X38Y11/W830;X38Y11/W830/W838;1;X30Y11/W100;X30Y11/W100/W838;1;X29Y11/S200;X29Y11/S200/W101;1;X29Y13/X01;X29Y13/X01/S202;1;X29Y13/B2;X29Y13/B2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[6]": {
          "hide_name": 0,
          "bits": [ 7991 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[7]": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X31Y11/N270;X31Y11/N270/W130;1;X31Y10/W270;X31Y10/W270/N271;1;X30Y10/A2;X30Y10/A2/W271;1;X31Y11/S270;X31Y11/S270/W130;1;X31Y12/W270;X31Y12/W270/S271;1;X30Y12/A2;X30Y12/A2/W271;1;X31Y11/W130;X31Y11/W130/W808;1;X30Y11/A6;X30Y11/A6/W131;1;X31Y13/A4;X31Y13/A4/S232;1;X29Y12/W230;X29Y12/W230/S231;1;X28Y12/X02;X28Y12/X02/W231;1;X28Y12/A0;X28Y12/A0/X02;1;X31Y11/S230;X31Y11/S230/W808;1;X31Y12/B3;X31Y12/B3/S231;1;X29Y11/N230;X29Y11/N230/W232;1;X29Y10/W230;X29Y10/W230/N231;1;X27Y10/B2;X27Y10/B2/W232;1;X46Y11/F6;;1;X46Y11/E830;X46Y11/E830/F6;1;X39Y11/W800;X39Y11/W800/W838;1;X31Y11/W230;X31Y11/W230/W808;1;X29Y11/S230;X29Y11/S230/W232;1;X29Y13/W230;X29Y13/W230/S232;1;X27Y13/B2;X27Y13/B2/W232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[7]": {
          "hide_name": 0,
          "bits": [ 7986 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[0]": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": "X31Y16/N800;X31Y16/N800/W808;1;X31Y8/E200;X31Y8/E200/N808;1;X32Y8/S200;X32Y8/S200/E201;1;X32Y9/X01;X32Y9/X01/S201;1;X32Y9/C1;X32Y9/C1/X01;1;X27Y13/S230;X27Y13/S230/W231;1;X27Y14/W230;X27Y14/W230/S231;1;X25Y14/W230;X25Y14/W230/W232;1;X24Y14/B7;X24Y14/B7/W231;1;X30Y14/N220;X30Y14/N220/N272;1;X30Y13/W220;X30Y13/W220/N221;1;X28Y13/W230;X28Y13/W230/W222;1;X26Y13/B1;X26Y13/B1/W232;1;X39Y16/W800;X39Y16/W800/W838;1;X31Y16/W130;X31Y16/W130/W808;1;X30Y16/N270;X30Y16/N270/W131;1;X30Y15/B4;X30Y15/B4/N271;1;X31Y8/S250;X31Y8/S250/W838;1;X31Y10/A1;X31Y10/A1/S252;1;X25Y12/N260;X25Y12/N260/W834;1;X25Y10/E260;X25Y10/E260/N262;1;X26Y10/X07;X26Y10/X07/E261;1;X26Y10/B1;X26Y10/B1/X07;1;X29Y12/W830;X29Y12/W830/W252;1;X25Y12/S250;X25Y12/S250/W834;1;X25Y13/B5;X25Y13/B5/S251;1;X30Y12/N250;X30Y12/N250/W251;1;X30Y11/X04;X30Y11/X04/N251;1;X30Y11/C3;X30Y11/C3/X04;1;X39Y8/W830;X39Y8/W830/N838;1;X31Y8/E250;X31Y8/E250/W838;1;X32Y8/S250;X32Y8/S250/E251;1;X32Y9/A1;X32Y9/A1/S251;1;X46Y16/Q6;;1;X46Y16/E830;X46Y16/E830/Q6;1;X39Y16/N830;X39Y16/N830/W838;1;X39Y12/W830;X39Y12/W830/N834;1;X31Y12/W250;X31Y12/W250/W838;1;X30Y12/A7;X30Y12/A7/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core recip_addr"
          }
        },
        "b[0]": {
          "hide_name": 0,
          "bits": [ 7979 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[1]": {
          "hide_name": 0,
          "bits": [ 7976 ] ,
          "attributes": {
            "ROUTING": "X24Y13/E200;X24Y13/E200/N201;1;X26Y13/X01;X26Y13/X01/E202;1;X26Y13/B2;X26Y13/B2/X01;1;X31Y12/N250;X31Y12/N250/N252;1;X31Y10/X04;X31Y10/X04/N252;1;X31Y10/C1;X31Y10/C1/X04;1;X23Y14/E100;X23Y14/E100/W808;1;X24Y14/N200;X24Y14/N200/E101;1;X24Y12/N210;X24Y12/N210/N202;1;X24Y11/E210;X24Y11/E210/N211;1;X24Y11/A0;X24Y11/A0/E210;1;X31Y14/W250;X31Y14/W250/W838;1;X30Y14/N250;X30Y14/N250/W251;1;X30Y12/N200;X30Y12/N200/N252;1;X30Y11/X01;X30Y11/X01/N201;1;X30Y11/B3;X30Y11/B3/X01;1;X27Y14/N800;X27Y14/N800/W804;1;X27Y10/W200;X27Y10/W200/N804;1;X26Y10/X01;X26Y10/X01/W201;1;X26Y10/B2;X26Y10/B2/X01;1;X31Y14/N250;X31Y14/N250/W838;1;X31Y13/B6;X31Y13/B6/N251;1;X31Y14/W260;X31Y14/W260/W838;1;X29Y14/N260;X29Y14/N260/W262;1;X29Y13/X03;X29Y13/X03/N261;1;X29Y13/A7;X29Y13/A7/X03;1;X46Y14/Q6;;1;X46Y14/E830;X46Y14/E830/Q6;1;X39Y14/W830;X39Y14/W830/W838;1;X31Y14/W800;X31Y14/W800/W838;1;X23Y14/N230;X23Y14/N230/W808;1;X23Y13/A7;X23Y13/A7/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[1]": {
          "hide_name": 0,
          "bits": [ 7974 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[10]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "ROUTING": "X27Y11/A4;X27Y11/A4/W251;1;X30Y10/X07;X30Y10/X07/N201;1;X30Y10/B7;X30Y10/B7/X07;1;X29Y11/A0;X29Y11/A0/X03;1;X30Y11/W240;X30Y11/W240/N101;1;X27Y12/S200;X27Y12/S200/W201;1;X27Y13/X01;X27Y13/X01/S201;1;X27Y13/B5;X27Y13/B5/X01;1;X28Y11/W250;X28Y11/W250/W242;1;X27Y11/A6;X27Y11/A6/W251;1;X30Y12/N100;X30Y12/N100/S808;1;X30Y11/N200;X30Y11/N200/N101;1;X26Y12/N230;X26Y12/N230/W232;1;X26Y10/E230;X26Y10/E230/N232;1;X27Y10/B5;X27Y10/B5/E231;1;X28Y12/W200;X28Y12/W200/W202;1;X46Y4/F6;;1;X46Y4/W830;X46Y4/W830/F6;1;X38Y4/W800;X38Y4/W800/W838;1;X30Y4/S800;X30Y4/S800/W808;1;X30Y12/W230;X30Y12/W230/S808;1;X28Y12/W230;X28Y12/W230/W232;1;X30Y12/W200;X30Y12/W200/S808;1;X29Y11/X03;X29Y11/X03/W241;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core b_ext"
          }
        },
        "b[10]": {
          "hide_name": 0,
          "bits": [ 7968 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[11]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X29Y9/S230;X29Y9/S230/S232;1;X29Y11/A5;X29Y11/A5/S232;1;X28Y12/S230;X28Y12/S230/S232;1;X28Y13/B0;X28Y13/B0/S231;1;X30Y11/S260;X30Y11/S260/S232;1;X30Y12/E260;X30Y12/E260/S261;1;X31Y12/X07;X31Y12/X07/E261;1;X31Y12/A2;X31Y12/A2/X07;1;X29Y9/E230;X29Y9/E230/S232;1;X30Y9/S230;X30Y9/S230/E231;1;X30Y10/A7;X30Y10/A7/S231;1;X28Y10/S230;X28Y10/S230/S232;1;X28Y11/A4;X28Y11/A4/S231;1;X41Y0/Q6;;1;X41Y0/N830;X41Y0/N830/Q6;1;X41Y7/W830;X41Y7/W830/S838;1;X33Y7/W800;X33Y7/W800/W838;1;X29Y7/S230;X29Y7/S230/W804;1;X29Y8/W230;X29Y8/W230/S231;1;X28Y8/S230;X28Y8/S230/W231;1;X28Y10/B0;X28Y10/B0/S232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:63.24-63.29",
            "hdlname": "u_core b_ext"
          }
        },
        "b[11]": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[12]": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X30Y10/E260;X30Y10/E260/S261;1;X31Y10/X07;X31Y10/X07/E261;1;X31Y10/B0;X31Y10/B0/X07;1;X31Y11/W260;X31Y11/W260/S262;1;X29Y11/W270;X29Y11/W270/W262;1;X28Y11/A5;X28Y11/A5/W271;1;X30Y13/E270;X30Y13/E270/S272;1;X32Y13/W820;X32Y13/W820/E272;1;X28Y13/S240;X28Y13/S240/W824;1;X28Y13/B1;X28Y13/B1/S240;1;X30Y11/S270;X30Y11/S270/S262;1;X30Y12/W270;X30Y12/W270/S271;1;X28Y12/A2;X28Y12/A2/W272;1;X31Y9/S260;X31Y9/S260/S262;1;X31Y10/W260;X31Y10/W260/S261;1;X29Y10/W260;X29Y10/W260/W262;1;X28Y10/X07;X28Y10/X07/W261;1;X28Y10/B1;X28Y10/B1/X07;1;X41Y0/F6;;1;X41Y0/W830;X41Y0/W830/F6;1;X33Y0/N830;X33Y0/N830/W838;1;X33Y7/W260;X33Y7/W260/S838;1;X31Y7/S260;X31Y7/S260/W262;1;X31Y9/W260;X31Y9/W260/S262;1;X30Y9/S260;X30Y9/S260/W261;1;X30Y10/D4;X30Y10/D4/S261;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:63.24-63.29",
            "hdlname": "u_core b_ext"
          }
        },
        "b[12]": {
          "hide_name": 0,
          "bits": [ 7960 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[13]": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X32Y8/W260;X32Y8/W260/S838;1;X30Y8/S260;X30Y8/S260/W262;1;X30Y10/X05;X30Y10/X05/S262;1;X30Y10/C4;X30Y10/C4/X05;1;X28Y10/B2;X28Y10/B2/S211;1;X28Y9/S200;X28Y9/S200/S252;1;X28Y11/S210;X28Y11/S210/S202;1;X28Y13/B2;X28Y13/B2/S212;1;X32Y0/S830;X32Y0/S830/W838;1;X32Y8/S800;X32Y8/S800/S838;1;X32Y12/W230;X32Y12/W230/S804;1;X31Y12/B6;X31Y12/B6/W231;1;X28Y11/E250;X28Y11/E250/S252;1;X29Y11/A7;X29Y11/A7/E251;1;X28Y7/S210;X28Y7/S210/S100;1;X28Y7/S100;X28Y7/S100/S838;1;X28Y9/S210;X28Y9/S210/S212;1;X40Y0/Q6;;1;X40Y0/W830;X40Y0/W830/Q6;1;X32Y0/W830;X32Y0/W830/W838;1;X28Y0/N830;X28Y0/N830/W834;1;X28Y7/S250;X28Y7/S250/S838;1;X28Y9/S250;X28Y9/S250/S252;1;X28Y11/A2;X28Y11/A2/S252;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:63.24-63.29",
            "hdlname": "u_core b_ext"
          }
        },
        "b[13]": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[8]": {
          "hide_name": 0,
          "bits": [ 7954 ] ,
          "attributes": {
            "ROUTING": "X28Y10/W130;X28Y10/W130/W808;1;X27Y10/S230;X27Y10/S230/W131;1;X27Y11/A7;X27Y11/A7/S231;1;X28Y10/W100;X28Y10/W100/W838;1;X27Y10/S200;X27Y10/S200/W101;1;X27Y12/S210;X27Y12/S210/S202;1;X27Y13/B3;X27Y13/B3/S211;1;X30Y10/E230;X30Y10/E230/E232;1;X31Y10/B3;X31Y10/B3/E231;1;X30Y10/X02;X30Y10/X02/E232;1;X30Y10/D7;X30Y10/D7/X02;1;X36Y10/W800;X36Y10/W800/W838;1;X28Y10/E230;X28Y10/E230/W808;1;X29Y10/X06;X29Y10/X06/E231;1;X29Y10/A7;X29Y10/A7/X06;1;X46Y10/Q6;;1;X46Y10/W260;X46Y10/W260/Q6;1;X44Y10/W830;X44Y10/W830/W262;1;X36Y10/W830;X36Y10/W830/W838;1;X28Y10/W250;X28Y10/W250/W838;1;X27Y10/X04;X27Y10/X04/W251;1;X27Y10/B3;X27Y10/B3/X04;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:63.24-63.29",
            "hdlname": "u_core b_ext"
          }
        },
        "b[8]": {
          "hide_name": 0,
          "bits": [ 7952 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.b[9]": {
          "hide_name": 0,
          "bits": [ 7950 ] ,
          "attributes": {
            "ROUTING": "X27Y10/B4;X27Y10/B4/S251;1;X27Y9/S250;X27Y9/S250/W252;1;X27Y11/A1;X27Y11/A1/S252;1;X30Y10/S250;X30Y10/S250/W838;1;X30Y12/A1;X30Y12/A1/S252;1;X27Y13/B4;X27Y13/B4/S252;1;X29Y9/W250;X29Y9/W250/N251;1;X30Y10/W100;X30Y10/W100/W838;1;X30Y10/S230;X30Y10/S230/W100;1;X30Y10/C7;X30Y10/C7/S230;1;X46Y10/F6;;1;X46Y10/W830;X46Y10/W830/F6;1;X38Y10/W830;X38Y10/W830/W838;1;X30Y10/W250;X30Y10/W250/W838;1;X27Y11/S250;X27Y11/S250/S252;1;X29Y10/A3;X29Y10/A3/W251;1;X29Y10/N250;X29Y10/N250/W251;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:63.24-63.29",
            "hdlname": "u_core b_ext"
          }
        },
        "b[9]": {
          "hide_name": 0,
          "bits": [ 7948 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:8.24-8.25"
          }
        },
        "u_core.a[14]": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X30Y13/W250;X30Y13/W250/N252;1;X28Y13/A3;X28Y13/A3/W252;1;X30Y15/W100;X30Y15/W100/W838;1;X29Y15/N240;X29Y15/N240/W101;1;X29Y13/N250;X29Y13/N250/N242;1;X29Y11/N250;X29Y11/N250/N252;1;X29Y10/W250;X29Y10/W250/N251;1;X28Y10/A3;X28Y10/A3/W251;1;X29Y12/X04;X29Y12/X04/W251;1;X29Y12/B3;X29Y12/B3/X04;1;X28Y12/X08;X28Y12/X08/W252;1;X28Y12/B7;X28Y12/B7/X08;1;X29Y12/X08;X29Y12/X08/W251;1;X29Y12/B4;X29Y12/B4/X08;1;X30Y15/N250;X30Y15/N250/W838;1;X30Y13/N250;X30Y13/N250/N252;1;X30Y12/W250;X30Y12/W250/N251;1;X28Y12/A1;X28Y12/A1/W252;1;X30Y19/N260;X30Y19/N260/W838;1;X30Y18/X03;X30Y18/X03/N261;1;X30Y18/B2;X30Y18/B2/X03;1;X46Y15/W830;X46Y15/W830/N838;1;X38Y15/W830;X38Y15/W830/W838;1;X30Y15/W260;X30Y15/W260/W838;1;X28Y15/X03;X28Y15/X03/W262;1;X28Y15/B3;X28Y15/B3/X03;1;X46Y23/F6;;1;X46Y23/N830;X46Y23/N830/F6;1;X46Y19/W830;X46Y19/W830/N834;1;X38Y19/W830;X38Y19/W830/W838;1;X34Y19/N260;X34Y19/N260/W834;1;X34Y18/W260;X34Y18/W260/N261;1;X33Y18/C2;X33Y18/C2/W261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[14]": {
          "hide_name": 0,
          "bits": [ 7943 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[15]": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": "X46Y21/Q6;;5;X38Y17/N830;X38Y17/N830/W838;5;X38Y9/N800;X38Y9/N800/N838;5;X38Y1/N100;X38Y1/N100/N808;5;X38Y0/W800;X38Y0/W800/N101;5;X30Y0/W130;X30Y0/W130/W808;5;X29Y0/A6;X29Y0/A6/W131;5;X46Y21/W830;X46Y21/W830/Q6;5;X38Y21/N830;X38Y21/N830/W838;5;X38Y13/N800;X38Y13/N800/N838;5;X38Y9/W800;X38Y9/W800/N804;5;X34Y9/N800;X34Y9/N800/W804;5;X34Y1/N100;X34Y1/N100/N808;5;X34Y0/W800;X34Y0/W800/N101;5;X26Y0/W130;X26Y0/W130/W808;5;X25Y0/A6;X25Y0/A6/W131;5;X46Y21/N830;X46Y21/N830/Q6;5;X46Y17/W830;X46Y17/W830/N834;5;X38Y17/W800;X38Y17/W800/W838;5;X30Y17/N800;X30Y17/N800/W808;5;X30Y9/N800;X30Y9/N800/N808;5;X30Y1/N100;X30Y1/N100/N808;5;X30Y0/W800;X30Y0/W800/N101;5;X22Y0/W130;X22Y0/W130/W808;5;X21Y0/A6;X21Y0/A6/W131;5;X25Y14/X05;X25Y14/X05/E221;5;X25Y14/A2;X25Y14/A2/X05;5;X26Y14/X01;X26Y14/X01/E221;5;X26Y14/A1;X26Y14/A1/X01;5;X26Y14/B0;X26Y14/B0/X05;5;X25Y13/LBO0;X25Y13/LBO0/LT01;5;X25Y13/W220;X25Y13/W220/LB21;5;X24Y13/X05;X24Y13/X05/W221;5;X24Y13/A3;X24Y13/A3/X05;5;X23Y13/A4;X23Y13/A4/X05;5;X21Y13/LBO0;X21Y13/LBO0/LT01;5;X22Y13/E220;X22Y13/E220/LB21;5;X23Y13/X05;X23Y13/X05/E221;5;X23Y13/A5;X23Y13/A5/X05;5;X24Y14/E220;X24Y14/E220/LB21;5;X25Y14/X01;X25Y14/X01/E221;5;X25Y14/A0;X25Y14/A0/X01;5;X28Y10/E220;X28Y10/E220/LB21;5;X29Y10/X01;X29Y10/X01/E221;5;X29Y10/A6;X29Y10/A6/X01;5;X25Y14/LBO0;X25Y14/LBO0/LT01;5;X25Y14/E220;X25Y14/E220/LB21;5;X26Y14/X05;X26Y14/X05/E221;5;X26Y14/A4;X26Y14/A4/X05;5;X26Y11/X01;X26Y11/X01/E221;5;X26Y11/A0;X26Y11/A0/X01;5;X29Y12/X01;X29Y12/X01/E221;5;X29Y12/A1;X29Y12/A1/X01;5;X29Y15/LBO0;X29Y15/LBO0/LT01;5;X29Y15/W220;X29Y15/W220/LB21;5;X28Y15/X05;X28Y15/X05/W221;5;X28Y15/A3;X28Y15/A3/X05;5;X21Y0/LT02;X21Y0/LT02/A6;5;X21Y12/LBO0;X21Y12/LBO0/LT01;5;X22Y12/E220;X22Y12/E220/LB21;5;X23Y12/X05;X23Y12/X05/E221;5;X23Y12/A5;X23Y12/A5/X05;5;X26Y11/A2;X26Y11/A2/X05;5;X25Y11/W220;X25Y11/W220/LB21;5;X24Y11/X01;X24Y11/X01/W221;5;X24Y11/A6;X24Y11/A6/X01;5;X29Y11/LBO0;X29Y11/LBO0/LT01;5;X28Y11/E220;X28Y11/E220/LB21;5;X29Y11/X01;X29Y11/X01/E221;5;X29Y11/A6;X29Y11/A6/X01;5;X29Y12/A2;X29Y12/A2/X05;5;X25Y11/LBO0;X25Y11/LBO0/LT01;5;X25Y11/E220;X25Y11/E220/LB21;5;X26Y11/X05;X26Y11/X05/E221;5;X26Y11/A5;X26Y11/A5/X05;5;X30Y18/X05;X30Y18/X05/E221;5;X30Y18/A3;X30Y18/A3/X05;5;X29Y18/E220;X29Y18/E220/LB21;5;X30Y18/D2;X30Y18/D2/E221;5;X30Y18/W220;X30Y18/W220/LB21;5;X30Y18/C2;X30Y18/C2/W220;5;X25Y12/LBO0;X25Y12/LBO0/LT01;5;X24Y12/E220;X24Y12/E220/LB21;5;X25Y12/X01;X25Y12/X01/E221;5;X25Y12/A6;X25Y12/A6/X01;5;X29Y12/LBO0;X29Y12/LBO0/LT01;5;X28Y12/E220;X28Y12/E220/LB21;5;X29Y12/X05;X29Y12/X05/E221;5;X29Y12/A3;X29Y12/A3/X05;5;X28Y10/A5;X28Y10/A5/X05;5;X28Y13/A5;X28Y13/A5/X05;5;X29Y14/LBO0;X29Y14/LBO0/LT01;5;X29Y14/W220;X29Y14/W220/LB21;5;X28Y14/X05;X28Y14/X05/W221;5;X28Y14/B1;X28Y14/B1/X05;5;X29Y13/LBO0;X29Y13/LBO0/LT01;5;X29Y13/W220;X29Y13/W220/LB21;5;X28Y13/X05;X28Y13/X05/W221;5;X28Y13/A4;X28Y13/A4/X05;5;X29Y10/LBO0;X29Y10/LBO0/LT01;5;X29Y10/W220;X29Y10/W220/LB21;5;X28Y10/X05;X28Y10/X05/W221;5;X28Y10/A4;X28Y10/A4/X05;5;X25Y0/LT02;X25Y0/LT02/A6;5;X25Y16/LBO0;X25Y16/LBO0/LT01;5;X24Y16/E220;X24Y16/E220/LB21;5;X25Y16/X05;X25Y16/X05/E221;5;X25Y16/B1;X25Y16/B1/X05;5;X33Y18/X01;X33Y18/X01/E222;5;X33Y18/B3;X33Y18/B3/X01;5;X33Y18/X05;X33Y18/X05/E222;5;X33Y18/A3;X33Y18/A3/X05;5;X29Y0/LT02;X29Y0/LT02/A6;5;X29Y18/LBO0;X29Y18/LBO0/LT01;5;X31Y18/E220;X31Y18/E220/LB21;5;X33Y18/D2;X33Y18/D2/E222;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[15]": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[2]": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X26Y28/N830;X26Y28/N830/E834;1;X26Y20/N800;X26Y20/N800/N838;1;X26Y12/N100;X26Y12/N100/N808;1;X26Y11/N200;X26Y11/N200/N101;1;X26Y10/E200;X26Y10/E200/N201;1;X26Y10/A3;X26Y10/A3/E200;1;X23Y14/A6;X23Y14/A6/X06;1;X24Y13/E250;X24Y13/E250/S251;1;X26Y13/A3;X26Y13/A3/E252;1;X23Y12/S250;X23Y12/S250/E251;1;X23Y14/X06;X23Y14/X06/S252;1;X23Y14/A7;X23Y14/A7/X06;1;X24Y12/S250;X24Y12/S250/E252;1;X24Y13/X04;X24Y13/X04/S251;1;X24Y13/B3;X24Y13/B3/X04;1;X28Y18/N270;X28Y18/N270/W272;1;X28Y16/N270;X28Y16/N270/N272;1;X28Y15/A1;X28Y15/A1/N271;1;X22Y28/N830;X22Y28/N830/F6;1;X22Y20/N830;X22Y20/N830/N838;1;X22Y12/E250;X22Y12/E250/N838;1;X23Y12/A2;X23Y12/A2/E251;1;X30Y18/W270;X30Y18/W270/N272;1;X28Y18/A5;X28Y18/A5/W272;1;X22Y28/F6;;1;X22Y28/E830;X22Y28/E830/F6;1;X30Y28/S830;X30Y28/S830/E838;1;X30Y21/N130;X30Y21/N130/N838;1;X30Y20/N270;X30Y20/N270/N131;1;X30Y18/E270;X30Y18/E270/N272;1;X31Y18/A2;X31Y18/A2/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[2]": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[3]": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X24Y13/E270;X24Y13/E270/E262;1;X26Y13/A4;X26Y13/A4/E272;1;X23Y13/A6;X23Y13/A6/X03;1;X22Y13/N130;X22Y13/N130/N838;1;X22Y12/E270;X22Y12/E270/N131;1;X24Y12/A7;X24Y12/A7/E272;1;X26Y17/S250;X26Y17/S250/E834;1;X26Y18/E250;X26Y18/E250/S251;1;X28Y18/X08;X28Y18/X08/E252;1;X28Y18/B5;X28Y18/B5/X08;1;X26Y13/N260;X26Y13/N260/E834;1;X26Y11/N260;X26Y11/N260/N262;1;X26Y10/X05;X26Y10/X05/N261;1;X26Y10/A4;X26Y10/A4/X05;1;X23Y13/A0;X23Y13/A0/X03;1;X22Y13/E260;X22Y13/E260/N838;1;X23Y13/X03;X23Y13/X03/E261;1;X23Y13/B4;X23Y13/B4/X03;1;X22Y17/E830;X22Y17/E830/N834;1;X30Y17/E130;X30Y17/E130/E838;1;X31Y17/S230;X31Y17/S230/E131;1;X31Y18/B2;X31Y18/B2/S231;1;X22Y28/Q6;;1;X22Y28/S830;X22Y28/S830/Q6;1;X22Y21/N830;X22Y21/N830/N838;1;X22Y13/E830;X22Y13/E830/N838;1;X30Y13/S250;X30Y13/S250/E838;1;X30Y15/W250;X30Y15/W250/S252;1;X28Y15/A4;X28Y15/A4/W252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[3]": {
          "hide_name": 0,
          "bits": [ 7904 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[4]": {
          "hide_name": 0,
          "bits": [ 7902 ] ,
          "attributes": {
            "ROUTING": "X28Y18/N260;X28Y18/N260/N232;1;X28Y16/N260;X28Y16/N260/N262;1;X28Y15/D5;X28Y15/D5/N261;1;X26Y12/S230;X26Y12/S230/S232;1;X26Y13/A5;X26Y13/A5/S231;1;X24Y12/W230;X24Y12/W230/W232;1;X23Y12/B5;X23Y12/B5/W231;1;X26Y10/S230;X26Y10/S230/W232;1;X26Y12/W230;X26Y12/W230/S232;1;X24Y12/B6;X24Y12/B6/W232;1;X23Y12/X03;X23Y12/X03/S262;1;X23Y12/B3;X23Y12/B3/X03;1;X26Y10/W230;X26Y10/W230/W232;1;X24Y10/W260;X24Y10/W260/W232;1;X23Y10/S260;X23Y10/S260/W261;1;X23Y11/X05;X23Y11/X05/S261;1;X23Y11/A3;X23Y11/A3/X05;1;X28Y18/A6;X28Y18/A6/N232;1;X28Y18/N800;X28Y18/N800/N232;1;X28Y10/W230;X28Y10/W230/N808;1;X26Y10/X06;X26Y10/X06/W232;1;X26Y10/A5;X26Y10/A5/X06;1;X28Y28/F6;;1;X28Y28/S830;X28Y28/S830/F6;1;X28Y21/N130;X28Y21/N130/N838;1;X28Y20/N230;X28Y20/N230/N131;1;X28Y18/E230;X28Y18/E230/N232;1;X30Y18/E260;X30Y18/E260/E232;1;X31Y18/C2;X31Y18/C2/E261;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:62.24-62.29",
            "hdlname": "u_core a_ext"
          }
        },
        "a[4]": {
          "hide_name": 0,
          "bits": [ 7900 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[5]": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": "X27Y12/S130;X27Y12/S130/N808;1;X27Y13/A0;X27Y13/A0/S131;1;X27Y20/N800;X27Y20/N800/N101;1;X27Y12/N200;X27Y12/N200/N808;1;X27Y10/X03;X27Y10/X03/N202;1;X27Y10/A0;X27Y10/A0/X03;1;X25Y14/B0;X25Y14/B0/S231;1;X27Y21/N810;X27Y21/N810/N808;1;X27Y17/E220;X27Y17/E220/N814;1;X28Y17/N220;X28Y17/N220/E221;1;X28Y15/C5;X28Y15/C5/N222;1;X27Y17/E800;X27Y17/E800/N804;1;X31Y17/S200;X31Y17/S200/E804;1;X31Y18/D2;X31Y18/D2/S201;1;X25Y13/A7;X25Y13/A7/X06;1;X25Y13/X06;X25Y13/X06/W232;1;X25Y13/A6;X25Y13/A6/X06;1;X27Y21/N100;X27Y21/N100/N808;1;X27Y13/W230;X27Y13/W230/N808;1;X25Y13/X02;X25Y13/X02/W232;1;X25Y13/A2;X25Y13/A2/X02;1;X28Y28/Q6;;1;X28Y28/W100;X28Y28/W100/Q6;1;X27Y28/S800;X27Y28/S800/W101;1;X27Y21/N800;X27Y21/N800/N808;1;X28Y17/S220;X28Y17/S220/E221;1;X28Y18/X07;X28Y18/X07/S221;1;X28Y18/B6;X28Y18/B6/X07;1;X25Y13/S230;X25Y13/S230/W232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[5]": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[6]": {
          "hide_name": 0,
          "bits": [ 7893 ] ,
          "attributes": {
            "ROUTING": "X27Y13/A1;X27Y13/A1/S271;1;X30Y12/S100;X30Y12/S100/N838;1;X30Y12/W210;X30Y12/W210/S100;1;X29Y12/B1;X29Y12/B1/W211;1;X30Y12/W830;X30Y12/W830/N838;1;X26Y12/N250;X26Y12/N250/W834;1;X26Y10/E250;X26Y10/E250/N252;1;X27Y10/A1;X27Y10/A1/E251;1;X31Y18/W260;X31Y18/W260/N262;1;X29Y18/C0;X29Y18/C0/W262;1;X27Y12/S270;X27Y12/S270/W271;1;X27Y13/W270;X27Y13/W270/S271;1;X25Y13/A1;X25Y13/A1/W272;1;X30Y20/E260;X30Y20/E260/N838;1;X31Y20/N260;X31Y20/N260/E261;1;X31Y18/E260;X31Y18/E260/N262;1;X32Y18/C1;X32Y18/C1/E261;1;X30Y16/W250;X30Y16/W250/N834;1;X28Y16/N250;X28Y16/N250/W252;1;X28Y15/B5;X28Y15/B5/N251;1;X29Y12/S260;X29Y12/S260/W261;1;X29Y13/X05;X29Y13/X05/S261;1;X29Y13/A2;X29Y13/A2/X05;1;X30Y28/F6;;1;X30Y28/N830;X30Y28/N830/F6;1;X30Y20/N830;X30Y20/N830/N838;1;X30Y12/W260;X30Y12/W260/N838;1;X28Y12/W270;X28Y12/W270/W262;1;X27Y12/A5;X27Y12/A5/W271;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:62.24-62.29",
            "hdlname": "u_core a_ext"
          }
        },
        "a[6]": {
          "hide_name": 0,
          "bits": [ 7891 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[7]": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X29Y14/W270;X29Y14/W270/S272;1;X27Y14/W270;X27Y14/W270/W272;1;X26Y14/A3;X26Y14/A3/W271;1;X29Y12/N270;X29Y12/N270/N828;1;X29Y10/W270;X29Y10/W270/N272;1;X27Y10/A2;X27Y10/A2/W272;1;X31Y28/S820;X31Y28/S820/E121;1;X31Y21/E270;X31Y21/E270/N828;1;X32Y21/N270;X32Y21/N270/E271;1;X32Y19/N220;X32Y19/N220/N272;1;X32Y18/D1;X32Y18/D1/N221;1;X29Y18/N270;X29Y18/N270/N272;1;X29Y16/N270;X29Y16/N270/N272;1;X29Y15/W270;X29Y15/W270/N271;1;X28Y15/A5;X28Y15/A5/W271;1;X29Y12/S270;X29Y12/S270/N828;1;X29Y13/W270;X29Y13/W270/S271;1;X27Y13/A2;X27Y13/A2/W272;1;X29Y10/B6;X29Y10/B6/E240;1;X29Y20/N270;X29Y20/N270/N828;1;X29Y18/X08;X29Y18/X08/N272;1;X29Y18/D0;X29Y18/D0/X08;1;X29Y12/N240;X29Y12/N240/N828;1;X29Y10/E240;X29Y10/E240/N242;1;X30Y10/X03;X30Y10/X03/E241;1;X30Y10/B2;X30Y10/B2/X03;1;X30Y28/Q6;;1;X30Y28/EW20;X30Y28/EW20/Q6;1;X29Y28/N820;X29Y28/N820/W121;1;X29Y20/N820;X29Y20/N820/N828;1;X29Y12/W240;X29Y12/W240/N828;1;X28Y12/X07;X28Y12/X07/W241;1;X28Y12/B0;X28Y12/B0/X07;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:62.24-62.29",
            "hdlname": "u_core a_ext"
          }
        },
        "a[7]": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[0]": {
          "hide_name": 0,
          "bits": [ 7885 ] ,
          "attributes": {
            "ROUTING": "X26Y19/N210;X26Y19/N210/N202;1;X26Y18/E210;X26Y18/E210/N211;1;X28Y18/X06;X28Y18/X06/E212;1;X28Y18/A4;X28Y18/A4/X06;1;X24Y14/X03;X24Y14/X03/E241;1;X24Y14/A7;X24Y14/A7/X03;1;X23Y13/S100;X23Y13/S100/N838;1;X23Y14/E240;X23Y14/E240/S101;1;X24Y14/C4;X24Y14/C4/E241;1;X22Y21/E130;X22Y21/E130/E838;1;X23Y21/N830;X23Y21/N830/E131;1;X23Y13/N250;X23Y13/N250/N838;1;X23Y12/A0;X23Y12/A0/N251;1;X26Y15/W200;X26Y15/W200/N804;1;X25Y15/N200;X25Y15/N200/W201;1;X25Y13/X07;X25Y13/X07/N202;1;X25Y13/A5;X25Y13/A5/X07;1;X26Y11/S230;X26Y11/S230/N808;1;X26Y13/X02;X26Y13/X02/S232;1;X26Y13/A1;X26Y13/A1/X02;1;X30Y21/E100;X30Y21/E100/E808;1;X31Y21/N240;X31Y21/N240/E101;1;X31Y19/N240;X31Y19/N240/N242;1;X31Y18/C1;X31Y18/C1/N241;1;X14Y28/F6;;1;X14Y28/S830;X14Y28/S830/F6;1;X14Y21/E830;X14Y21/E830/N838;1;X22Y21/E800;X22Y21/E800/E838;1;X26Y21/N200;X26Y21/N200/E804;1;X26Y19/N800;X26Y19/N800/N202;1;X26Y11/N230;X26Y11/N230/N808;1;X26Y10/X02;X26Y10/X02/N231;1;X26Y10/A1;X26Y10/A1/X02;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:62.24-62.29",
            "hdlname": "u_core a_ext"
          }
        },
        "a[0]": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[1]": {
          "hide_name": 0,
          "bits": [ 7880 ] ,
          "attributes": {
            "ROUTING": "X30Y20/W260;X30Y20/W260/E838;1;X28Y20/N260;X28Y20/N260/W262;1;X28Y18/X01;X28Y18/X01/N262;1;X28Y18/B4;X28Y18/B4/X01;1;X26Y14/E250;X26Y14/E250/S252;1;X28Y14/S250;X28Y14/S250/E252;1;X28Y15/W250;X28Y15/W250/S251;1;X28Y15/B1;X28Y15/B1/W250;1;X23Y13/B7;X23Y13/B7/N251;1;X22Y11/E250;X22Y11/E250/S251;1;X24Y11/X04;X24Y11/X04/E252;1;X24Y11/B0;X24Y11/B0/X04;1;X22Y14/E250;X22Y14/E250/N834;1;X23Y14/N250;X23Y14/N250/E251;1;X23Y13/B5;X23Y13/B5/N251;1;X22Y10/E260;X22Y10/E260/N838;1;X24Y10/E270;X24Y10/E270/E262;1;X26Y10/A2;X26Y10/A2/E272;1;X30Y20/E130;X30Y20/E130/E838;1;X31Y20/N230;X31Y20/N230/E131;1;X31Y18/X08;X31Y18/X08/N232;1;X31Y18/D1;X31Y18/D1/X08;1;X22Y20/N250;X22Y20/N250/E838;1;X22Y18/N830;X22Y18/N830/N252;1;X22Y10/S250;X22Y10/S250/N838;1;X22Y12/A2;X22Y12/A2/S252;1;X14Y28/Q6;;1;X14Y28/N830;X14Y28/N830/Q6;1;X14Y20/E830;X14Y20/E830/N838;1;X22Y20/E830;X22Y20/E830/E838;1;X26Y20/N830;X26Y20/N830/E834;1;X26Y12/S250;X26Y12/S250/N838;1;X26Y13/A2;X26Y13/A2/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[1]": {
          "hide_name": 0,
          "bits": [ 7878 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[10]": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": "X27Y11/X03;X27Y11/X03/W261;1;X27Y11/B4;X27Y11/B4/X03;1;X26Y11/X03;X26Y11/X03/W262;1;X26Y11/B5;X26Y11/B5/X03;1;X28Y14/W250;X28Y14/W250/S251;1;X27Y14/N250;X27Y14/N250/W251;1;X27Y12/A2;X27Y12/A2/N252;1;X27Y11/N260;X27Y11/N260/W261;1;X27Y10/X05;X27Y10/X05/N261;1;X27Y10/A5;X27Y10/A5/X05;1;X28Y13/W260;X28Y13/W260/N838;1;X27Y13/X07;X27Y13/X07/W261;1;X27Y13/A5;X27Y13/A5/X07;1;X32Y18/W260;X32Y18/W260/N261;1;X30Y18/W260;X30Y18/W260/W262;1;X29Y18/X07;X29Y18/X07/W261;1;X29Y18/A5;X29Y18/A5/X07;1;X28Y13/S250;X28Y13/S250/N838;1;X28Y15/X04;X28Y15/X04/S252;1;X28Y15/B2;X28Y15/B2/X04;1;X32Y21/N260;X32Y21/N260/W838;1;X32Y19/N260;X32Y19/N260/N262;1;X32Y18/C2;X32Y18/C2/N261;1;X40Y28/F6;;1;X40Y28/S830;X40Y28/S830/F6;1;X40Y21/W830;X40Y21/W830/N838;1;X32Y21/W830;X32Y21/W830/W838;1;X28Y21/N830;X28Y21/N830/W834;1;X28Y13/N260;X28Y13/N260/N838;1;X28Y11/W260;X28Y11/W260/N262;1;X27Y11/X07;X27Y11/X07/W261;1;X27Y11/B6;X27Y11/B6/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[10]": {
          "hide_name": 0,
          "bits": [ 7871 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[11]": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X29Y14/N250;X29Y14/N250/W251;1;X29Y12/N250;X29Y12/N250/N252;1;X29Y11/B5;X29Y11/B5/N251;1;X28Y12/W220;X28Y12/W220/N818;1;X26Y12/X01;X26Y12/X01/W222;1;X26Y12/A7;X26Y12/A7/X01;1;X30Y18/N250;X30Y18/N250/W252;1;X30Y16/N250;X30Y16/N250/N252;1;X30Y14/W250;X30Y14/W250/N252;1;X28Y14/N250;X28Y14/N250/W252;1;X28Y13/A0;X28Y13/A0/N251;1;X32Y18/W250;X32Y18/W250/N251;1;X30Y18/W200;X30Y18/W200/W252;1;X29Y18/X01;X29Y18/X01/W201;1;X29Y18/B5;X29Y18/B5/X01;1;X28Y11/X01;X28Y11/X01/N221;1;X28Y11/B4;X28Y11/B4/X01;1;X28Y12/S130;X28Y12/S130/N818;1;X28Y13/S270;X28Y13/S270/S131;1;X28Y15/A2;X28Y15/A2/S272;1;X32Y28/S260;X32Y28/S260/W838;1;X32Y27/N830;X32Y27/N830/N262;1;X32Y19/N250;X32Y19/N250/N838;1;X32Y18/X06;X32Y18/X06/N251;1;X32Y18/D2;X32Y18/D2/X06;1;X28Y28/N800;X28Y28/N800/W804;1;X28Y20/N810;X28Y20/N810/N808;1;X28Y12/N220;X28Y12/N220/N818;1;X28Y10/X03;X28Y10/X03/N222;1;X28Y10/A0;X28Y10/A0/X03;1;X40Y28/Q6;;1;X40Y28/W830;X40Y28/W830/Q6;1;X32Y28/W800;X32Y28/W800/W838;1;X24Y28/S800;X24Y28/S800/W808;1;X24Y21/N810;X24Y21/N810/N808;1;X24Y13/E210;X24Y13/E210/N818;1;X26Y13/N210;X26Y13/N210/E212;1;X26Y11/B2;X26Y11/B2/N212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[11]": {
          "hide_name": 0,
          "bits": [ 7866 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[12]": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X27Y13/N200;X27Y13/N200/E201;1;X27Y12/E200;X27Y12/E200/N201;1;X28Y12/N200;X28Y12/N200/E201;1;X28Y10/N200;X28Y10/N200/N202;1;X28Y10/A1;X28Y10/A1/N200;1;X26Y13/E200;X26Y13/E200/N808;1;X28Y13/S200;X28Y13/S200/E202;1;X28Y15/D3;X28Y15/D3/S202;1;X33Y18/W250;X33Y18/W250/N251;1;X31Y18/W200;X31Y18/W200/W252;1;X30Y18/D1;X30Y18/D1/W201;1;X26Y12/A6;X26Y12/A6/N231;1;X26Y13/E230;X26Y13/E230/N808;1;X28Y13/N230;X28Y13/N230/E232;1;X28Y12/B2;X28Y12/B2/N231;1;X34Y21/W100;X34Y21/W100/W838;1;X33Y21/N240;X33Y21/N240/W101;1;X33Y19/N250;X33Y19/N250/N242;1;X33Y18/A2;X33Y18/A2/N251;1;X30Y13/W230;X30Y13/W230/N808;1;X28Y13/X02;X28Y13/X02/W232;1;X28Y13/A1;X28Y13/A1/X02;1;X26Y21/N800;X26Y21/N800/W808;1;X26Y13/N230;X26Y13/N230/N808;1;X26Y11/W230;X26Y11/W230/N232;1;X24Y11/B6;X24Y11/B6/W232;1;X42Y28/Q6;;1;X42Y28/S830;X42Y28/S830/Q6;1;X42Y21/W830;X42Y21/W830/N838;1;X34Y21/W800;X34Y21/W800/W838;1;X30Y21/N800;X30Y21/N800/W804;1;X30Y13/N230;X30Y13/N230/N808;1;X30Y11/W230;X30Y11/W230/N232;1;X28Y11/B5;X28Y11/B5/W232;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:62.24-62.29",
            "hdlname": "u_core a_ext"
          }
        },
        "a[12]": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[13]": {
          "hide_name": 0,
          "bits": [ 7860 ] ,
          "attributes": {
            "ROUTING": "X31Y15/N260;X31Y15/N260/W838;1;X31Y13/N260;X31Y13/N260/N262;1;X31Y12/W260;X31Y12/W260/N261;1;X29Y12/W270;X29Y12/W270/W262;1;X28Y12/A6;X28Y12/A6/W271;1;X29Y15/N260;X29Y15/N260/W262;1;X29Y13/N260;X29Y13/N260/N262;1;X29Y11/X05;X29Y11/X05/N262;1;X29Y11/B6;X29Y11/B6/X05;1;X35Y19/N250;X35Y19/N250/W834;1;X35Y18/W250;X35Y18/W250/N251;1;X33Y18/X04;X33Y18/X04/W252;1;X33Y18/B2;X33Y18/B2/X04;1;X39Y15/W830;X39Y15/W830/N838;1;X31Y15/W260;X31Y15/W260/W838;1;X29Y15/W260;X29Y15/W260/W262;1;X28Y15/C3;X28Y15/C3/W261;1;X28Y11/S270;X28Y11/S270/W131;1;X28Y13/A2;X28Y13/A2/S272;1;X28Y11/N270;X28Y11/N270/W131;1;X28Y10/A2;X28Y10/A2/N271;1;X29Y11/W130;X29Y11/W130/W808;1;X29Y11/B7;X29Y11/B7/W130;1;X39Y19/W830;X39Y19/W830/N834;1;X31Y19/W250;X31Y19/W250/W838;1;X30Y19/N250;X30Y19/N250/W251;1;X30Y18/A2;X30Y18/A2/N251;1;X46Y23/Q6;;1;X46Y23/E830;X46Y23/E830/Q6;1;X39Y23/N830;X39Y23/N830/W838;1;X39Y15/N800;X39Y15/N800/N838;1;X39Y11/W230;X39Y11/W230/N804;1;X37Y11/W800;X37Y11/W800/W232;1;X29Y11/W230;X29Y11/W230/W808;1;X28Y11/B2;X28Y11/B2/W231;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:62.24-62.29",
            "hdlname": "u_core a_ext"
          }
        },
        "a[13]": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[8]": {
          "hide_name": 0,
          "bits": [ 7855 ] ,
          "attributes": {
            "ROUTING": "X26Y13/A6;X26Y13/A6/W252;1;X30Y16/N200;X30Y16/N200/W202;1;X30Y15/W200;X30Y15/W200/N201;1;X29Y15/N200;X29Y15/N200/W201;1;X29Y13/N210;X29Y13/N210/N202;1;X29Y11/W210;X29Y11/W210/N212;1;X27Y11/B7;X27Y11/B7/W212;1;X28Y20/N250;X28Y20/N250/N838;1;X28Y18/E250;X28Y18/E250/N252;1;X29Y18/A4;X29Y18/A4/E251;1;X32Y18/N200;X32Y18/N200/N252;1;X32Y16/W200;X32Y16/W200/N202;1;X30Y16/W200;X30Y16/W200/W202;1;X28Y16/N200;X28Y16/N200/W202;1;X28Y15/D2;X28Y15/D2/N201;1;X28Y10/W260;X28Y10/W260/N262;1;X27Y10/X07;X27Y10/X07/W261;1;X27Y10/A3;X27Y10/A3/X07;1;X26Y13/N250;X26Y13/N250/W252;1;X26Y11/X04;X26Y11/X04/N252;1;X26Y11/B0;X26Y11/B0/X04;1;X28Y12/N260;X28Y12/N260/N838;1;X28Y10/E260;X28Y10/E260/N262;1;X29Y10/X07;X29Y10/X07/E261;1;X29Y10/B7;X29Y10/B7/X07;1;X32Y28/N830;X32Y28/N830/F6;1;X32Y20/N250;X32Y20/N250/N838;1;X32Y18/A2;X32Y18/A2/N252;1;X32Y28/F6;;1;X32Y28/W830;X32Y28/W830/F6;1;X28Y28/N830;X28Y28/N830/W834;1;X28Y20/N830;X28Y20/N830/N838;1;X28Y12/S250;X28Y12/S250/N838;1;X28Y13/W250;X28Y13/W250/S251;1;X27Y13/A3;X27Y13/A3/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[8]": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "u_core.a[9]": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": "X32Y13/W830;X32Y13/W830/N838;1;X24Y13/E130;X24Y13/E130/W838;1;X25Y13/E270;X25Y13/E270/E131;1;X27Y13/A4;X27Y13/A4/E272;1;X29Y10/S230;X29Y10/S230/W231;1;X29Y12/B2;X29Y12/B2/S232;1;X32Y17/W830;X32Y17/W830/N834;1;X28Y17/N260;X28Y17/N260/W834;1;X28Y15/C2;X28Y15/C2/N262;1;X30Y10/W230;X30Y10/W230/W232;1;X29Y10/B3;X29Y10/B3/W231;1;X32Y21/N130;X32Y21/N130/N838;1;X32Y20/N230;X32Y20/N230/N131;1;X32Y18/B2;X32Y18/B2/N232;1;X32Y17/W250;X32Y17/W250/N834;1;X30Y17/W250;X30Y17/W250/W252;1;X29Y17/S250;X29Y17/S250/W251;1;X29Y18/B4;X29Y18/B4/S251;1;X27Y11/X04;X27Y11/X04/S271;1;X27Y11/B1;X27Y11/B1/X04;1;X27Y10/S270;X27Y10/S270/W271;1;X27Y12/A3;X27Y12/A3/S272;1;X32Y28/Q6;;1;X32Y28/S830;X32Y28/S830/Q6;1;X32Y21/N830;X32Y21/N830/N838;1;X32Y13/N130;X32Y13/N130/N838;1;X32Y12/N230;X32Y12/N230/N131;1;X32Y10/W230;X32Y10/W230/N232;1;X30Y10/W260;X30Y10/W260/W232;1;X28Y10/W270;X28Y10/W270/W262;1;X27Y10/A4;X27Y10/A4/W271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u_core a_ext"
          }
        },
        "a[9]": {
          "hide_name": 0,
          "bits": [ 7848 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:7.24-7.25"
          }
        },
        "result[29]": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[29]": {
          "hide_name": 0,
          "bits": [ 7845 ] ,
          "attributes": {
            "ROUTING": "X6Y26/Q0;;1;X6Y26/EW20;X6Y26/EW20/Q0;1;X7Y26/S220;X7Y26/S220/E121;1;X7Y28/D1;X7Y28/D1/S222;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[3]": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[3]": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": "X11Y13/Q0;;1;X11Y13/S800;X11Y13/S800/Q0;1;X11Y21/W800;X11Y21/W800/S808;1;X3Y21/W200;X3Y21/W200/W808;1;X1Y21/W200;X1Y21/W200/W202;1;X0Y21/D1;X0Y21/D1/W201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[30]": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[30]": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": "X14Y15/Q0;;1;X14Y15/S800;X14Y15/S800/Q0;1;X14Y23/S810;X14Y23/S810/S808;1;X14Y27/W810;X14Y27/W810/S814;1;X10Y27/S210;X10Y27/S210/W814;1;X10Y28/X02;X10Y28/X02/S211;1;X10Y28/A0;X10Y28/A0/X02;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[31]": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_valid": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": "X1Y26/Q5;;1;X1Y26/S250;X1Y26/S250/Q5;1;X1Y28/A0;X1Y28/A0/S252;1",
            "hdlname": "u_core valid",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:25.24-25.29"
          }
        },
        "result[4]": {
          "hide_name": 0,
          "bits": [ 7830 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[4]": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": "X7Y14/Q0;;1;X7Y14/S800;X7Y14/S800/Q0;1;X7Y22/W800;X7Y22/W800/S808;1;X0Y22/S200;X0Y22/S200/E808;1;X0Y24/D1;X0Y24/D1/S202;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[5]": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[5]": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": "X13Y14/Q0;;1;X13Y14/S800;X13Y14/S800/Q0;1;X13Y22/W800;X13Y22/W800/S808;1;X5Y22/W810;X5Y22/W810/W808;1;X1Y22/S220;X1Y22/S220/W814;1;X1Y24/S220;X1Y24/S220/S222;1;X1Y25/W220;X1Y25/W220/S221;1;X0Y25/D1;X0Y25/D1/W221;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[0]": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[0]": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": "X6Y14/Q0;;1;X6Y14/W800;X6Y14/W800/Q0;1;X1Y14/W130;X1Y14/W130/E808;1;X0Y14/A0;X0Y14/A0/W131;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[1]": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[1]": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": "X6Y13/Q0;;1;X6Y13/W800;X6Y13/W800/Q0;1;X1Y13/S200;X1Y13/S200/E808;1;X1Y15/W200;X1Y15/W200/S202;1;X0Y15/D1;X0Y15/D1/W201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[6]": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[6]": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": "X30Y4/Q0;;1;X30Y4/E800;X30Y4/E800/Q0;1;X38Y4/N200;X38Y4/N200/E808;1;X38Y2/N210;X38Y2/N210/N202;1;X38Y0/X02;X38Y0/X02/N212;1;X38Y0/A0;X38Y0/A0/X02;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[10]": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[10]": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": "X29Y4/Q0;;1;X29Y4/N800;X29Y4/N800/Q0;1;X29Y0/E800;X29Y0/E800/N804;1;X37Y0/W130;X37Y0/W130/E808;1;X36Y0/A0;X36Y0/A0/W131;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[11]": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[11]": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X16Y4/Q0;;1;X16Y4/N800;X16Y4/N800/Q0;1;X16Y0/W200;X16Y0/W200/N804;1;X14Y0/W200;X14Y0/W200/W202;1;X12Y0/W200;X12Y0/W200/W202;1;X11Y0/D1;X11Y0/D1/W201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[12]": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[12]": {
          "hide_name": 0,
          "bits": [ 7801 ] ,
          "attributes": {
            "ROUTING": "X14Y11/Q0;;1;X14Y11/N800;X14Y11/N800/Q0;1;X14Y3/N100;X14Y3/N100/N808;1;X14Y2/N240;X14Y2/N240/N101;1;X14Y0/W240;X14Y0/W240/N242;1;X12Y0/W250;X12Y0/W250/W242;1;X11Y0/A0;X11Y0/A0/W251;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[13]": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[13]": {
          "hide_name": 0,
          "bits": [ 7797 ] ,
          "attributes": {
            "ROUTING": "X14Y4/Q0;;1;X14Y4/W800;X14Y4/W800/Q0;1;X10Y4/N230;X10Y4/N230/W804;1;X10Y2/N230;X10Y2/N230/N232;1;X10Y0/X06;X10Y0/X06/N232;1;X10Y0/D1;X10Y0/D1/X06;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[14]": {
          "hide_name": 0,
          "bits": [ 7794 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[14]": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X11Y5/Q0;;1;X11Y5/EW20;X11Y5/EW20/Q0;1;X10Y5/N820;X10Y5/N820/W121;1;X10Y2/N270;X10Y2/N270/S828;1;X10Y0/A0;X10Y0/A0/N272;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[15]": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[15]": {
          "hide_name": 0,
          "bits": [ 7789 ] ,
          "attributes": {
            "ROUTING": "X11Y10/Q0;;1;X11Y10/N800;X11Y10/N800/Q0;1;X11Y2/W200;X11Y2/W200/N808;1;X9Y2/N200;X9Y2/N200/W202;1;X9Y0/D1;X9Y0/D1/N202;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[16]": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[16]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X9Y1/Q0;;1;X9Y1/SN10;X9Y1/SN10/Q0;1;X9Y0/A0;X9Y0/A0/N111;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[17]": {
          "hide_name": 0,
          "bits": [ 7782 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[17]": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X6Y1/Q0;;1;X6Y1/SN20;X6Y1/SN20/Q0;1;X6Y0/E220;X6Y0/E220/N121;1;X7Y0/D1;X7Y0/D1/E221;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[18]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[18]": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X8Y1/Q0;;1;X8Y1/EW10;X8Y1/EW10/Q0;1;X7Y1/N250;X7Y1/N250/W111;1;X7Y0/A0;X7Y0/A0/N251;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[19]": {
          "hide_name": 0,
          "bits": [ 7774 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[19]": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X1Y4/Q0;;1;X1Y4/W130;X1Y4/W130/Q0;1;X0Y4/A0;X0Y4/A0/W131;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[7]": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[7]": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X30Y2/Q0;;1;X30Y2/E800;X30Y2/E800/Q0;1;X38Y2/N200;X38Y2/N200/E808;1;X38Y0/W200;X38Y0/W200/N202;1;X37Y0/D1;X37Y0/D1/W201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[2]": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[2]": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X9Y20/Q0;;1;X9Y20/W800;X9Y20/W800/Q0;1;X1Y20/W200;X1Y20/W200/W808;1;X0Y20/D1;X0Y20/D1/W201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[20]": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[20]": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X2Y10/Q2;;1;X2Y10/W220;X2Y10/W220/Q2;1;X0Y10/X01;X0Y10/X01/W222;1;X0Y10/A0;X0Y10/A0/X01;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[21]": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[21]": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X1Y10/Q0;;1;X1Y10/W200;X1Y10/W200/Q0;1;X0Y10/D1;X0Y10/D1/W201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[22]": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[22]": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X1Y11/Q0;;1;X1Y11/EW20;X1Y11/EW20/Q0;1;X0Y11/D1;X0Y11/D1/W121;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[23]": {
          "hide_name": 0,
          "bits": [ 7750 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[23]": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q0;;1;X1Y12/W130;X1Y12/W130/Q0;1;X0Y12/A0;X0Y12/A0/W131;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[24]": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[24]": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q1;;1;X1Y12/EW20;X1Y12/EW20/Q1;1;X0Y12/D1;X0Y12/D1/W121;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[25]": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[25]": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X1Y25/Q0;;1;X1Y25/S200;X1Y25/S200/Q0;1;X1Y27/S200;X1Y27/S200/S202;1;X1Y28/D1;X1Y28/D1/S201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[26]": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[26]": {
          "hide_name": 0,
          "bits": [ 7737 ] ,
          "attributes": {
            "ROUTING": "X4Y26/Q0;;1;X4Y26/EW10;X4Y26/EW10/Q0;1;X3Y26/S250;X3Y26/S250/W111;1;X3Y28/A0;X3Y28/A0/S252;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[27]": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[27]": {
          "hide_name": 0,
          "bits": [ 7733 ] ,
          "attributes": {
            "ROUTING": "X3Y25/Q0;;1;X3Y25/S200;X3Y25/S200/Q0;1;X3Y27/S200;X3Y27/S200/S202;1;X3Y28/D1;X3Y28/D1/S201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[28]": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[28]": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": "X7Y26/Q0;;1;X7Y26/S200;X7Y26/S200/Q0;1;X7Y28/X03;X7Y28/X03/S202;1;X7Y28/A0;X7Y28/A0/X03;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[8]": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[8]": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X29Y6/Q0;;1;X29Y6/E800;X29Y6/E800/Q0;1;X37Y6/N800;X37Y6/N800/E808;1;X37Y1/N200;X37Y1/N200/S808;1;X37Y0/X01;X37Y0/X01/N201;1;X37Y0/A0;X37Y0/A0/X01;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        },
        "result[9]": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "q16_lut_top.v:9.24-9.30"
          }
        },
        "core_result[9]": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X29Y5/Q0;;1;X29Y5/E800;X29Y5/E800/Q0;1;X37Y5/N800;X37Y5/N800/E808;1;X37Y1/W200;X37Y1/W200/N804;1;X36Y1/N200;X36Y1/N200/W201;1;X36Y0/D1;X36Y0/D1/N201;1",
            "src": "../../5-Applications/out/verilog/q16_lut_core.v:24.24-24.30",
            "hdlname": "u_core result"
          }
        }
      }
    }
  }
}