mirror of
https://github.com/allaunthefox/Research-Stack.git
synced 2026-08-20 12:37:29 +00:00
- Prover-Integrated Orchestration Layers (L0-L3): Goedel-Prover-V2 watchdog, BFS-Prover-V2 swarm consensus, bf4prover topology adaptation - FAMM Verilator benchmark: uniform vs preshaped delay comparison (4.4x speedup) - Swarm topological device prober: 11 agents probing traces, caps, delays, errors, vias, PDN - Spec sheet puller: 10 components with key params and topological relevance - Virtual FPGA system tests: 6/6 passed, 134K ops/s throughput - Fixed merge conflicts in AI-Newton test_experiment.ipynb
23 lines
611 B
Text
23 lines
611 B
Text
created: 20260506134500000
|
|
modified: 20260506134500000
|
|
tags: ResearchStack Hardware Verification
|
|
title: FPGA Warden
|
|
type: text/vnd.tiddlywiki
|
|
|
|
! FPGA Warden
|
|
|
|
Verification authority mapped onto FPGA-friendly finite checks. In the current
|
|
hardware framing, the GPU can propose expensive candidate work while the FPGA
|
|
checks receipts, thresholds, DAG-LUT constraints, and route safety.
|
|
|
|
!! Links
|
|
|
|
* [[Morphic DSP]]
|
|
* [[Waveprobe]]
|
|
* [[Structural eFuse Surface]]
|
|
* [[HDMI Compute Fabric]]
|
|
|
|
!! Durable Sources
|
|
|
|
* `../docs/GLOSSARY.md`
|
|
* `../../0-Core-Formalism/lean/Semantics/Semantics/Hardware/AdaptiveFabric.lean`
|