mirror of
https://github.com/allaunthefox/Research-Stack.git
synced 2026-08-20 14:17:28 +00:00
0cf775c80e
- Prover-Integrated Orchestration Layers (L0-L3): Goedel-Prover-V2 watchdog, BFS-Prover-V2 swarm consensus, bf4prover topology adaptation - FAMM Verilator benchmark: uniform vs preshaped delay comparison (4.4x speedup) - Swarm topological device prober: 11 agents probing traces, caps, delays, errors, vias, PDN - Spec sheet puller: 10 components with key params and topological relevance - Virtual FPGA system tests: 6/6 passed, 134K ops/s throughput - Fixed merge conflicts in AI-Newton test_experiment.ipynb
22 lines
629 B
Text
22 lines
629 B
Text
created: 20260506135500000
|
|
modified: 20260506135500000
|
|
tags: ResearchStack Hardware FPGA Verification
|
|
title: MoonRF ECP5 Hardware BFT Oracle
|
|
type: text/vnd.tiddlywiki
|
|
|
|
! MoonRF ECP5 Hardware BFT Oracle
|
|
|
|
ECP5 FPGA as a third BFT party with MMR append, optional signatures, IoC regime
|
|
detection, and PUF-style identity. The useful local role is hardware judge with
|
|
minimal OS attack surface.
|
|
|
|
!! Links
|
|
|
|
* [[FPGA Warden]]
|
|
* [[Structural eFuse Surface]]
|
|
* [[Materials and Hardware Mining]]
|
|
* [[SDR Void Hash Verification]]
|
|
|
|
!! Sources
|
|
|
|
* `5-Applications/audit/exploit-audit/sessions/research-note-moonrf-fpga-ecp5-bft-20260406.json`
|