mirror of
https://github.com/allaunthefox/Research-Stack.git
synced 2026-08-18 18:00:35 +00:00
453a366949
- Prover-Integrated Orchestration Layers (L0-L3): Goedel-Prover-V2 watchdog, BFS-Prover-V2 swarm consensus, bf4prover topology adaptation - FAMM Verilator benchmark: uniform vs preshaped delay comparison (4.4x speedup) - Swarm topological device prober: 11 agents probing traces, caps, delays, errors, vias, PDN - Spec sheet puller: 10 components with key params and topological relevance - Virtual FPGA system tests: 6/6 passed, 134K ops/s throughput - Fixed merge conflicts in AI-Newton test_experiment.ipynb
28 lines
889 B
Text
28 lines
889 B
Text
created: 20260506151000000
|
|
modified: 20260506151000000
|
|
tags: ResearchStack Hardware FPGA HDL Candidate
|
|
title: Raster Lookup Unit
|
|
type: text/vnd.tiddlywiki
|
|
|
|
! Raster Lookup Unit
|
|
|
|
A LUT/BRAM-backed FPGA primitive that interprets raster coordinates or pixel
|
|
symbols as state lookup addresses.
|
|
|
|
!! Why It Matters
|
|
|
|
This is a small buildable bridge between display output and verification
|
|
logic: pixels become indexable command cells instead of decorative output.
|
|
|
|
!! Evidence
|
|
|
|
* Source: `shared-data/data/ingested/chatgpt/hdmi_as_computation_fabric_transcript.md:2534`
|
|
* Source: `shared-data/data/ingested/chatgpt/hdmi_as_computation_fabric_transcript.md:2540`
|
|
* Source: `shared-data/data/ingested/chatgpt/hdmi_as_computation_fabric_transcript.md:2671`
|
|
* Lane: [[Deep Mining Pass 2026-05-06]]
|
|
|
|
!! Links
|
|
|
|
* [[Virtual Display Blitter Compute Surface]]
|
|
* [[FPGA Warden]]
|
|
* [[HDMI Compute Fabric]]
|