mirror of
https://github.com/allaunthefox/Research-Stack.git
synced 2026-07-31 03:05:21 +00:00
- Prover-Integrated Orchestration Layers (L0-L3): Goedel-Prover-V2 watchdog, BFS-Prover-V2 swarm consensus, bf4prover topology adaptation - FAMM Verilator benchmark: uniform vs preshaped delay comparison (4.4x speedup) - Swarm topological device prober: 11 agents probing traces, caps, delays, errors, vias, PDN - Spec sheet puller: 10 components with key params and topological relevance - Virtual FPGA system tests: 6/6 passed, 134K ops/s throughput - Fixed merge conflicts in AI-Newton test_experiment.ipynb
42 lines
1.1 KiB
Bash
42 lines
1.1 KiB
Bash
#!/usr/bin/env bash
|
|
set -euo pipefail
|
|
|
|
TOP="cff_accelerator"
|
|
DEVICE="GW1NR-LV9QN88PC6/I5"
|
|
FAMILY="GW1N-9C"
|
|
FREQ_MHZ="27"
|
|
CST="tangnano9k_uart_loopback.cst"
|
|
JSON="${TOP}.json"
|
|
PNR="${TOP}_pnr.json"
|
|
FS="${TOP}.fs"
|
|
|
|
echo "=== CFF Accelerator Build (Yosys + nextpnr-himbaechel) ==="
|
|
|
|
RTL_FILES=(
|
|
"${TOP}.v"
|
|
"uart_rx.v"
|
|
"uart_tx.v"
|
|
)
|
|
|
|
echo "=== Synthesis (Yosys) ==="
|
|
yosys -p "read_verilog ${RTL_FILES[*]}; synth_gowin -top ${TOP} -json ${JSON}; stat" 2>&1 | tail -20
|
|
|
|
echo ""
|
|
echo "=== Place & Route (nextpnr-himbaechel) ==="
|
|
if which nextpnr-himbaechel &>/dev/null; then
|
|
PNR_CMD="nextpnr-himbaechel"
|
|
PNR_CMD="$PNR_CMD --chipdb /usr/share/nextpnr/himbaechel/gowin/chipdb-${FAMILY}.bin"
|
|
else
|
|
PNR_CMD="nextpnr-gowin"
|
|
fi
|
|
|
|
$PNR_CMD --device "${DEVICE}" --json "${JSON}" --write "${PNR}" \
|
|
--freq "${FREQ_MHZ}" --vopt "family=${FAMILY}" --vopt "cst=${CST}" 2>&1 | tail -20
|
|
|
|
echo ""
|
|
echo "=== Bitstream (gowin_pack) ==="
|
|
gowin_pack -d "${FAMILY}" -o "${FS}" "${PNR}" 2>&1
|
|
|
|
echo ""
|
|
echo "=== Build complete: ${FS} ==="
|
|
echo "To program: sudo openFPGALoader -b tangnano9k -f ${FS}"
|